Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
1998-11-04
2002-08-13
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S201000
Reexamination Certificate
active
06434063
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of repairing a semiconductor memory by disconnecting a defective memory cell and connecting instead a redundancy memory cell in the semiconductor memory chip. The present invention is also concerned with an electron-beam memory repair apparatus and a redundancy memory circuit to which the method of repairing a semiconductor memory is applicable.
2. Description of the Prior Art
FIG. 1
of the accompanying drawings shows a semiconductor memory in a semiconductor memory chip on a semiconductor wafer, which includes a redundancy memory circuit comprising a redundancy cell. The semiconductor memory also includes normal memory cells
100
having
512
normal data lines with addresses
0
~
511
, for example, and an address decoder
101
comprising logic gates
101
a
having respective output lines that are connected respectively to the
512
normal data lines through fuses
104
a
. Output addresses are selected by address lines {overscore (A
0
+L )}, A
0
, {overscore (A
1
+L )}, A
1
, . . . . The address line {overscore (A
0
+L )} represents an inversion of the address line A
0
.
The redundancy memory circuit includes a decoder
103
whose output is connected to a redundancy memory cell
102
through a redundancy data line. The address lines {overscore (A
0
+L )}, A
0
, {overscore (A
1
+L )}, A
1
, . . . are connected through respective fuses
104
b
to the inputs of the decoder
103
. The redundancy memory circuit, which is made up of the redundancy memory cell
102
, the redundancy data line, the decoder
103
, and the fuses
104
b
, is normally in a disabled state. When an enable signal is applied, the disabled state of the redundancy memory circuit is canceled, and the output thereof is made effective.
The redundancy data line of the redundancy memory cell
102
in the redundancy memory circuit corresponds to the normal data lines of the normal memory cells
100
. If the normal memory cell connected to the normal data line connected to the uppermost logic gate
101
a
, for example, is defective, then the fuse
104
a
connected to the output of the logic gate
101
a
is cut off, and fuses
104
b
connected to the input of the decoder
103
are cut off to use the redundancy data line connected to the redundancy memory cell
102
instead of the normal data line connected to the defective memory cell. In this manner, the normal data line connected to the defective memory cell is rendered ineffective, and the disabled state of the redundancy memory circuit is canceled by an enable signal, making effective the output of the redundancy memory cell
102
which is connected to the redundancy data line.
The fuses
104
a
,
104
b
are generally cut off by a laser-beam fuse cutting process. The principles of the laser-beam fuse cutting process will be described below with reference to FIGS.
2
(
a
) through
2
(
d
) of the accompanying drawings.
As shown in FIGS.
2
(
a
) through
2
(
d
), a semiconductor memory fuse region comprises an Si substrate
200
, an insulating film
201
of SiO
2
disposed on the Si substrate
200
, a fuse layer
202
disposed on the insulating film
201
as an interconnection layer of aluminum, polysilicon, or the like, and an insulating film
204
of SiO
2
disposed on the fuse layer. When a laser pulse shown in upper areas of FIGS.
2
(
a
) through
2
(
d
) is applied to the semiconductor memory fuse region, the energy of the applied laser pulse is absorbed by the fuse layer
202
, whose temperature increases, as shown in FIG.
2
(
a
). When the temperature of the fuse layer
202
rises, the energy absorption rate of the fuse layer
202
increases, resulting in an intensive pressure buildup in the fuse layer
202
. The intensive pressure buildup in the fuse layer
202
causes the upper insulating film
201
of SiO
2
to explode, allowing the fuse layer
202
to be vaporized, as shown in FIG.
2
(
b
). When any remaining fuse layer is vaporized by the energy of a final portion of the laser pulse, the laser pulse reaches the lower insulating film of SiO
2
(see FIG.
2
(
c
)), which is slightly vaporized (see FIG.
2
(
d
)). The fuse is cut off in the manner described above.
The laser-beam fuse cutting process is usually carried out by a mechanism which positions a laser beam quickly and highly accurately to a given fuse position in a semiconductor memory chip and applies the laser beam to cut off the fuse in the fuse position. The mechanism cuts off the fuse based on repairable wafer chip information and defective data line address information which have been obtained from a preliminary test conducted prior to the repairing process.
Recent highly integrated semiconductor memory chips are reduced in size by positioning fuses according to design rules which are employed so as to minimize the area which is occupied in the memory chip area by the fuses. There are strong demands for lowering the cost of the semiconductor memory chips. However, the conventional laser-beam fuse cutting process suffers the following shortcomings:
(1) The laser-beam fuse cutting process is required to selectively blow off only desired fuses in a manner to minimize damage to surrounding and lower silicon substrate regions. To meet such a requirement, it is necessary to use a laser beam having a wavelength which is equal to or longer than the infrared wavelength range. Because of the wavelength limitation, the laser beam spot diameter cannot be smaller than about 2.5 &mgr;m.
(2) The positioning error of the mechanism for positioning a laser beam quickly and highly accurately to a given fuse position in a semiconductor memory chip is determined by the mechanical accuracy of the mechanism, and has a practical limit of about 0.3 &mgr;m.
In view of the above two drawbacks of the conventional laser-beam fuse cutting process, it has been technically difficult to reduce the interval between fuses in a semiconductor memory chip to a distance of 2 (m or smaller. Therefore, efforts to minimize the area occupied by fuses in semiconductor memory chips have been subject to limitations.
In recent semiconductor memories, fuses are formed in the same layer as metal interconnections such as of aluminum or the like for the following reasons:
Semiconductor memories have a plurality of interconnection layers with metal interconnections in the uppermost layer and polysilicon interconnections in the lowermost layer. If the lowermost interconnection layer is used as a fuse layer, then it is necessary to etch back insulating and interconnection layers above the fuse layer in the vicinity of fuse regions. Due to variations in the thicknesses of the insulating and interconnection layers and also variations in the etchback process, it has been difficult to leave an insulating layer of stable thickness on the fuse layer in the environment of multiple interconnection layers. Consequently, fuses are generally formed in the uppermost layer.
The metal of the uppermost layer has a very high reflectance with respect to an infrared laser beam. Light that has entered the uppermost layer is absorbed by the surface thereof owing to the skin effect, and cannot reach a lower portion of the uppermost layer. For this reason, the power of the laser beam needs to be increased in order to cut off fuses in the uppermost layer. With the increased laser beam power, the layer underneath the uppermost layer tends to be damaged when fuses are cut off. It has thus been highly difficult to cut off minute fuses stably with a laser beam.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a method of repairing a semiconductor memory by cutting off fuses which may be spaced at intervals of 2 &mgr;m or smaller, without causing damage to a layer underneath the fuses.
Another object of the present invention is to provide an electron-beam memory repair apparatus and a redundancy memory circuit to which the above method of repairing a semiconductor memory is applicable.
According to a first aspect of the present inventio
Fukuhara Hideyuki
Kagawa Yoshinobu
Miyai Yoichi
Nishio Naoki
Advantest Corporation
Elms Richard
Knobbe Martens & Olson Bear LLP.
Phung Anh
LandOfFree
Method of repairing semiconductor memory, electron-beam... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of repairing semiconductor memory, electron-beam..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of repairing semiconductor memory, electron-beam... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2948400