Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Signal level or switching threshold stabilization
Reexamination Certificate
2005-10-04
2005-10-04
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Signal level or switching threshold stabilization
C326S017000, C326S112000, C326S119000
Reexamination Certificate
active
06952113
ABSTRACT:
A multi-threshold integrated circuit (IC) with reduced subthreshold leakage and method of reducing leakage. Selectable supply switching devices (NFETs and/or PFETs) between a logic circuit and supply connections (Vddand Ground) for the circuit have higher thresholds than normal circuit devices. Some devices may have thresholds lowered when the supply switching devices are on. Header/footer devices with further higher threshold voltages and widths may be used to further increase off resistance and maintain/reduce on resistance. Alternatively, high threshold devices may be stacked to further reduce leakage to a point achieved for an even higher threshold. Intermediate supply connects at the devices may have decoupling capacitance and devices may be tapered for optimum stack height and an optimum taper ratio to minimize circuit leakage and circuit delay.
REFERENCES:
patent: 5726946 (1998-03-01), Yamagata et al.
patent: 6118328 (2000-09-01), Morikawa
patent: 6242948 (2001-06-01), Makino
patent: 6559708 (2003-05-01), Notani
Brown Richard B.
Chuang Ching-Te K.
Cook Peter W.
Das Koushik K.
Joshi Rajiv V.
International Business Machines Corp.
Karra, Esq. Satheesh K.
Law Office of Charles W. Peterson, Jr.
Percello, Esq. Louis J.
Tran Anh Q.
LandOfFree
Method of reducing leakage current in sub one volt SOI circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of reducing leakage current in sub one volt SOI circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing leakage current in sub one volt SOI circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3457719