Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-02-25
2004-10-26
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S254000
Reexamination Certificate
active
06808982
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the formation of a bit line over a capacitor array of memory cells.
2. State of the Art
This invention was principally motivated in addressing problems and improvements in dynamic random access memory (DRAM). As DRAM increases in memory cell density, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area. One principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. Yet as feature size continues to become smaller and smaller, development of improved materials for cell dielectrics, as well as the cell structure, is important.
Conventional stacked capacitor DRAM arrays utilize either a Capacitor Over Bit line (COB) or a Capacitor Under Bit line (CUB) construction. With a Capacitor Over Bit line construction, the bit line is provided in close vertical proximity to the bit line contact of the memory cell field effect transistor (FET), with the cell capacitors being formed over the top of the word line and bit line. With a Capacitor Under Bit line construction, a deep vertical bit line contact is made through a thick insulating layer to the source/drain region of the cell FET access transistor, with the capacitor construction being provided over the word line and under the bit line.
The present invention relates to a method of reducing electrical shorts between the bit contact and the capacitor cell plate in a Capacitor Under Bit line cell.
BRIEF SUMMARY OF THE INVENTION
The process of the present invention provides a method to prevent a short circuit between a capacitor cell plate and a conductive contact. The present invention provides for a capacitor structure having lower and upper conductive cell plates. The conductive cell plates are separated by a dielectric and the conductive cell plates and the dielectric have exposed edges. A layer of TEOS is disposed upon the wafer and about the capacitor structure. The TEOS layer encases the exposed edges of the conductive cell plates. A conductive contact structure is then provided adjacent the capacitor structure. The TEOS layer separates the capacitor structure and the conductive contact structure, thereby preventing the conductive structures from shorting together.
REFERENCES:
patent: 5338700 (1994-08-01), Dennison et al.
patent: 5563089 (1996-10-01), Jost et al.
patent: 5686747 (1997-11-01), Jost et al.
patent: 5763306 (1998-06-01), Tsai
patent: 5821140 (1998-10-01), Jost et al.
patent: 5946568 (1999-08-01), Hsiao et al.
patent: 6124626 (2000-09-01), Sandhu et al.
patent: 6162737 (2000-12-01), Weimer et al.
patent: 6200855 (2001-03-01), Lee
patent: 6243285 (2001-06-01), Kurth et al.
patent: 6274423 (2001-08-01), Prall et al.
patent: 6300667 (2001-10-01), Miyamoto
patent: 6323080 (2001-11-01), Parekh
patent: 6376301 (2002-04-01), Parekh et al.
patent: 6399982 (2002-06-01), Derderian et al.
patent: 6492245 (2002-12-01), Liu et al.
patent: 6524907 (2003-02-01), Parekh et al.
Dennison Charles H.
Honeycutt Jeffrey W.
Parekh Kunal R.
Le Thao P.
Micro)n Technology, Inc.
TraskBritt
LandOfFree
Method of reducing electrical shorts from the bit line to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of reducing electrical shorts from the bit line to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing electrical shorts from the bit line to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3320156