Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-06-11
2000-09-26
Pham, Long
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438301, 438303, 438306, H01L 21336
Patent
active
061241768
ABSTRACT:
A semiconductor device and a method of producing the same are disclosed. Cavities intervene between a gate electrode and a source and a drain region for reducing a capacitance. The cavities successfully reduce a fringe capacitance between the gate electrode and the source and drain regions. The side walls are lower in height than the gate electrode, so that the electrode protrudes upward over the top of the side walls. Insulation films are etched back in order to expose the surfaces of the gate electrode and source and drain electrodes. Thereafter, silicide is formed on the gate electrode and a substrate. This allows the gate electrode and source and drain electrodes to be wired via the silicide and thereby reduces the resistance of the device.
REFERENCES:
patent: 3886584 (1975-05-01), Cook, Jr. et al.
patent: 4638347 (1987-01-01), Iyer
patent: 4697333 (1987-10-01), Nakahara
patent: 5328862 (1994-07-01), Goo
patent: 5389558 (1995-02-01), Jung-Suk
patent: 5391508 (1995-02-01), Matsuoka et al.
patent: 5587343 (1996-12-01), Kano et al.
patent: 5595919 (1997-01-01), Pan
patent: 5736446 (1998-04-01), Wu
patent: 5766969 (1998-06-01), Fulford, Jr. et al.
patent: 5770507 (1998-06-01), Chen et al.
patent: 5843812 (1998-12-01), Hwang
patent: 5915182 (1999-06-01), Wu
patent: 5956591 (1999-09-01), Fulford, Jr.
Hori et al. "Quarter-Micrometer SPI (Self-Aligned Pocket Implantation) MOSFET's And Its Application For Low Supply Voltage Operation", IEEE Transactions ON Electron Devices, vol. 42(1):78-85, (1995).
J. Huang et al. "Vacuum-Insulated-Gate Field-Effect Transistor," Electronics Letters, vol. 25, No. 23, pp. 1571-1573 (1989).
NEC Corporation
Pham Long
LandOfFree
Method of producing a semiconductor device with reduced fringe c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing a semiconductor device with reduced fringe c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing a semiconductor device with reduced fringe c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2099490