Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Total dielectric isolation
Reexamination Certificate
2006-09-26
2006-09-26
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Total dielectric isolation
C438S423000, C438S471000, C438S473000
Reexamination Certificate
active
07112509
ABSTRACT:
The present invention provides a method for generating silicon-on-insulator (SOI) wafers that exhibit a high electrical resistivity. In one embodiment of a method according to the teachings of the invention, a SIMOX process is sandwiched between two Full Oxygen Precipitation (FOP) cycles that sequester interstitial oxygen present in the substrate in the form of oxide precipitates, thereby enhancing the electrical resistivity of the susbtrate.
REFERENCES:
patent: 4342616 (1982-08-01), Elliott et al.
patent: 5196355 (1993-03-01), Wittkower
patent: 5288650 (1994-02-01), Sandow
patent: 5891265 (1999-04-01), Nakai et al.
patent: 5918136 (1999-06-01), Nakashima et al.
patent: 6083324 (2000-07-01), Henley et al.
patent: 6090689 (2000-07-01), Sadana et al.
patent: 6117231 (2000-09-01), Fusegawa et al.
patent: 6222253 (2001-04-01), Sadana et al.
patent: 6248642 (2001-06-01), Dolan et al.
patent: 6306733 (2001-10-01), Falster et al.
patent: 6316337 (2001-11-01), Ogura
patent: 6403502 (2002-06-01), Kobayashi et al.
patent: 6417078 (2002-07-01), Dolan et al.
patent: 6454854 (2002-09-01), Ose
patent: 6461933 (2002-10-01), Houston
patent: 6482260 (2002-11-01), Sakurada et al.
patent: 6593173 (2003-07-01), Anc et al.
patent: 6602757 (2003-08-01), Hovel et al.
patent: 6617034 (2003-09-01), Hamaguchi et al.
patent: 6743495 (2004-06-01), Vasat et al.
patent: 6794264 (2004-09-01), Dolan et al.
patent: 6897084 (2005-05-01), Binns et al.
patent: 6930375 (2005-08-01), Falster et al.
patent: 2001/0039098 (2001-11-01), Lu
patent: 2002/0174828 (2002-11-01), Vasat et al.
patent: 2003/0008435 (2003-01-01), Falster et al.
patent: 2005/0158969 (2005-07-01), Binns et al.
patent: 1 087 041 (2001-03-01), None
Stanley Wolf and Richard N. Tauber, Silicon Processing For The VLSI Era, 1986, Lattice Press, vol. I, pp. 19-21 and 66-69.
High resistivity silicon CZ substrates of BSOI for RF Applications substituting GaAs, Takao Abe et al., SEMICON Europa, slides 1-23, 2000.
Erokhin Yuri
Konochuk Okeg V.
Engellenner Thomas J.
Ibis Technology Corporation
Isaac Stanetta
Lebentritt Michael
Mollaaghababa Reza
LandOfFree
Method of producing a high resistivity SIMOX silicon substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing a high resistivity SIMOX silicon substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing a high resistivity SIMOX silicon substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3535800