Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-03-29
2001-09-11
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S296000, C438S419000, C438S424000
Reexamination Certificate
active
06287921
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of performing threshold voltage adjustment for MOS transistors, more particularly, to a method of forming a MOS transistor with precise and stable threshold voltage.
2. Description of the Prior Art
Integrated Circuit (IC) technology has produced dramatic advances over the past 20 years. The increasing of the semiconductor device's integration necessitates the shrinkage of the critical dimension of the MOS devices. With further shrinking of dimensions, the circuit processes become more stringent; old requirements are tightened, and new requirements have to be considered. In order for obtaining absolute isolation, threshold voltage for the field-oxide areas must be higher to isolate individual devices. The localized oxidation isolation method (LOCOS) was the most dominant isolation process used in IC technologies in the past. However, it is quietly difficult to reduce the bird's beak length to much less than 0.1 um per side with totally flat topology. Therefore, for sub-quarter-micronmeter technology, a new approach to isolation with totally flat topology was recently disclosed, i.e. shallow trench isolation (STI).
A paper “A New Trench Isolation Technology as a Replacement of LOCOS” was disclosed in IEDM Tech. Dig., 578(1984) by H. Mikoshiba et al. Referring now to
FIG. 1
, a cross-sectional diagram of a shallow trench isolation on the basis of the prior art is shown. Firstly, trenches about 0.3 to 0.8 um deep are anisotropically etched into the silicon substrate
10
through dry etching (only one trench is shown in the Figure). Active regions are those that are protected from the etch when the trenches are created. A thermal oxidation process is performed to form an oxide layer
60
, so as to anneal the damaged sidewall of the shallow trenches. Next, a CVD oxide layer is deposited on the wafer surface and then etched back to form the shallow trench isolations
80
so that it remains only in the recesses, with its top surface at the same level as the original silicon surface. Etchback is performed using a sacrificial photoresist method, or a CMP (Chemical Mechanical Polishing) process. After the formation of shallow trench isolations
80
, active devices are going to be fabricated. CMOS circuits require a balanced pair of n- and p-channel enhancement mode devices (hereinafter NMOS and PMOS) on the same chip. In order to obtain matched complementary devices, ion implantation processes for threshold voltage adjustment of NMOSs and PMOSs are needed.
As shown in
FIG. 1
, there is a silicon/silicon dioxide interface between the shallow trench isolations and the active regions. Though a thermal oxidation process is performed during the STI formation process, there are unavoidably lots of defects existing on the interface. There are still many thermal steps in the subsequent process, so that the doped impurities (P- or N-type) for threshold voltage adjustment diffuse along the interface toward the bottom of the shallow trenches. The arrow in
FIG. 1
shows the diffusing direction. As a result, the doping concentration for threshold voltage adjustment loses during the thermal steps. Consequently, the final threshold voltage of each PMOS or NMOS is different from the original design. This variation of threshold voltage results in poor yield and bad reliability.
SUMMARY OF THE INVENTION
Therefore, an object of this invention is to provide a method of performing the threshold voltage adjustment for MOS transistors.
This is another object of this invention is to provide a method of forming a shallow trench isolation.
This is further another object of this invention is to provide a MOS transistor with precise and stable threshold voltage.
On the basis of the present invention, a first oxide layer and a nitride layer are firstly formed on a silicon substrate in sequence. Thereafter, shallow trenches and active regions are formed by means of photolithography and anisotropic drying etching steps. Next, a thermal oxidation process is performed to form a very thin oxide layer on the inner sidewall of the shallow trenches. A wet etching step is then performed to the nitride layer to remove the nitride layer in the range between 30 to 300 Angstroms laterally and vertically. Next, the first ion implantation process for threshold voltage adjustment is performed.
A second oxide layer is deposited to fill the shallow trenches. Next, a process of chemical mechanical polishing (CMP) is performed to remove the second oxide layer on the nitride layer so that it remains only in the recesses, with its top surface at the same level as the nitride layer. The top surface of the nitride layer is thus exposed. Thereafter, the nitride layer, the part of the second oxide layer on the silicon substrate surface, and the first oxide layer are continuously removed to accomplish the process of shallow trench isolations. Finally, the second ion implantation for threshold voltage adjustment is performed, and the whole threshold voltage adjustment is accomplished.
Because the edge of the active regions has much higher dopant concentration, the dopant(s) at the active regions won't diffuse toward the edging regions during the subsequent thermal processes. As a result, the drawback of losing dopant concentration in the convention art is overcome. Therefore, the MOS transistors by means of this present invention have very precise and stable threshold voltage.
REFERENCES:
patent: 6051479 (2000-04-01), Hong
patent: 6069057 (2000-05-01), Wu
patent: 6069058 (2000-05-01), Hong
patent: 6100161 (2000-04-01), Yu et al.
Bacon & Thomas
Bowers Charles
Chen Jack
Vanguard International Semiconductor Corporation
LandOfFree
Method of performing threshold voltage adjustment for MOS... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of performing threshold voltage adjustment for MOS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of performing threshold voltage adjustment for MOS... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2511792