Method of operating semiconductor devices

Details Method of operating semiconductor devices Method of operating semiconductor devices

2011-08-02

2011-08-02

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Read/write circuit

Including level shift or pull-up circuit

C365S185240

Reexamination Certificate

active

07990779

ABSTRACT:
A method of operating a semiconductor device including a memory cell of a 1-T DRAM is provided in which a gate voltage level in a hold mode is adjusted to adjust a data sensing margin of the semiconductor device.

REFERENCES:
patent: 6787835 (2004-09-01), Atwood et al.
patent: 6949782 (2005-09-01), Atwood et al.
patent: 7139214 (2006-11-01), Atwood et al.
patent: 7212441 (2007-05-01), Yamazoe et al.
patent: 7499310 (2009-03-01), Park et al.
patent: 2005/0219934 (2005-10-01), Hanzawa et al.
patent: 2008/0080238 (2008-04-01), Yuda
patent: 2007-018588 (2007-01-01), None
patent: 2007-073680 (2007-03-01), None
patent: 2007-141890 (2007-06-01), None
patent: 2007-287975 (2007-11-01), None

Affiliated with

Also associated with

Rating

Method of operating semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of operating semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating semiconductor devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2716552