Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-02-14
1998-06-30
Quach, T. N.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438303, 438586, 438682, 438902, H01L 21335
Patent
active
057733473
ABSTRACT:
A method of manufacturing a field effect transistor can prevent increase of a sheet resistance of a metal silicide layer formed on a gate electrode. In this method of manufacturing the field effect transistor, gate electrode protective layers are formed on the gate electrodes. Using the gate electrode layers as a mask, impurity is ion-implanted into a semiconductor substrate to form source/drain regions. Thereby, the ion implantation for forming the source/drain regions can be performed without ion-implanting the impurity into top surfaces of the gate electrodes. As a result, increase of a sheet resistance of the metal silicide layer, which is formed on the top surfaces of the gate electrodes, is prevented. The use of rotary implantation and of gate protective layer including a silicon oxide film and an etching stopper layer formed on the oxide film is also disclosed.
REFERENCES:
patent: 4080719 (1978-03-01), Wilting
patent: 4818715 (1989-04-01), Chao
patent: 4868138 (1989-09-01), Chan et al.
patent: 4876213 (1989-10-01), Pfiester
patent: 4885259 (1989-12-01), Osinski et al.
patent: 5030582 (1991-07-01), Miyajima et al.
patent: 5045486 (1991-09-01), Chittipeddi et al.
patent: 5073510 (1991-12-01), Kwon et al.
patent: 5270226 (1993-12-01), Hori et al.
patent: 5302538 (1994-04-01), Ishikawa et al.
patent: 5322809 (1994-06-01), Moslehi
patent: 5352631 (1994-10-01), Sitaram et al.
J.R. Pfiester, "A Self-Aligned Elevated Source/Drain MOSFET," IEEE Electron Device Letters, vol. 11, No. 9, Sep. 1990, 365-367.
"The Use of TISI.sub.2 For Self Aligned Silicide (Salicide) Technology", C.Y. Ting et al., IEEE Multilevel Interconnection Conf., pp. 307-318, Jun. 25-26, 1985.
"The Resistance and Morphology of Submicron TISI.sub.2 and SOSI.sub.2 Lines on Polysilicon", J.P. Gambio et al., Extended Abstracts, pp. 312-313, Oct. 13-17, 1991.
Kimura Masatoshi
Ohno Takio
Mitsubishi Denki & Kabushiki Kaisha
Quach T. N.
LandOfFree
Method of maufacturing field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of maufacturing field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of maufacturing field effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1858605