Static information storage and retrieval – Read/write circuit – Testing
Patent
1999-07-08
2000-09-19
Elms, Richard
Static information storage and retrieval
Read/write circuit
Testing
36518505, 365 63, 365 72, G11C 700
Patent
active
061222097
ABSTRACT:
A static, nonvolatile, and reprogrammable programmable interconnect junction cell for implementing programmable interconnect in an integrated circuit. The programmable interconnect junction (600) is programmably configured to couple or decouple a first interconnect line (210) and a second interconnect line (220). The configured state of the programmable interconnect junction is detected directly, and memory cell detection circuitry such as sense amplifiers are not needed during normal operation. Full-rail voltages may be passed from the first interconnect line and the second interconnect line.
REFERENCES:
patent: 4132904 (1979-01-01), Harari
patent: 4546454 (1985-10-01), Gupta et al.
patent: 4596938 (1986-06-01), Cartwright, Jr.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4628487 (1986-12-01), Smayling
patent: 4652773 (1987-03-01), Cartwright, Jr.
patent: 4677318 (1987-06-01), Veenstra et al.
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4829203 (1989-05-01), Ashmore, Jr.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4885719 (1989-12-01), Brahmbhatt
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4924119 (1990-05-01), Lee
patent: 4935648 (1990-06-01), Radjy et al.
patent: 4979146 (1990-12-01), Yokoyama et al.
patent: 5005155 (1991-04-01), Radjy et al.
patent: 5016217 (1991-05-01), Brahmbhatt
patent: 5021693 (1991-06-01), Shima
patent: 5028810 (1991-07-01), Castro et al.
patent: 5043941 (1991-08-01), Sakamoto
patent: 5097449 (1992-03-01), Cuevas
patent: 5121006 (1992-06-01), Pedersen et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5247478 (1993-09-01), Gupta et al.
patent: 5251169 (1993-10-01), Josephson
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5350954 (1994-09-01), Patel et al.
patent: 5353248 (1994-10-01), Gupta
patent: 5457653 (1995-10-01), Lipp
patent: 5696716 (1997-12-01), Rolandi
patent: 5764096 (1998-06-01), Lipp et al.
patent: B14617479 (1993-09-01), Hartmann et al.
"Non-Volatile, and High Density Rewritable FPGA Developed Logic Change Becomes Possible on Board," The Nikkei Micro Devices, Jul. 1995, p. 262, and translation.
Madurawe Raminda U.
Pass Christopher J.
Patel Rakesh H.
Sansbury James D.
Turner John E.
Altera Corporation
Elms Richard
Nguyen Tuan T.
LandOfFree
Method of margin testing programmable interconnect cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of margin testing programmable interconnect cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of margin testing programmable interconnect cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1080053