Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-02-27
2010-11-09
Chen, Jack (Department: 2893)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S381000, C438S700000, C257SE21008
Reexamination Certificate
active
07829409
ABSTRACT:
In accordance with the present invention, a novel method to fabricate topological capacitors is provided. The fabrication method of the instant invention is based upon a reversed surface topology utilizing deep reactive ion etching to establish conductive capacitive elements and non-conductive capacitive element groups.
REFERENCES:
patent: 4830978 (1989-05-01), Teng et al.
patent: 5006909 (1991-04-01), Kosa
patent: 5065273 (1991-11-01), Rajeevakumar
patent: 5103276 (1992-04-01), Shen et al.
patent: 5821142 (1998-10-01), Sung et al.
patent: 5888864 (1999-03-01), Koh et al.
patent: 5920777 (1999-07-01), Choi et al.
patent: 5929477 (1999-07-01), Burns, Jr. et al.
patent: 5977579 (1999-11-01), Noble
patent: 5981350 (1999-11-01), Geusic et al.
patent: 5985729 (1999-11-01), Wu
patent: 6137128 (2000-10-01), Holmes et al.
patent: 6255684 (2001-07-01), Roesner et al.
patent: 6492221 (2002-12-01), Hofmann et al.
patent: 6707092 (2004-03-01), Sasaki
Langebrake Lawrence C.
Onishi Shinzo
Chen Jack
Sauter Molly L.
Smith & Hopen , P.A.
University of South Florida
LandOfFree
Method of manufacturing silicon topological capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing silicon topological capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing silicon topological capacitors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4247552