Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2006-10-30
2009-06-02
Lebentritt, Michael S (Department: 2829)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C438S769000, C438S770000, C438S771000, C438S787000, C257SE21209, C257SE21215, C257SE21258, C257SE21546, C257SE21572
Reexamination Certificate
active
07541295
ABSTRACT:
A method of manufacturing a semiconductor device according to one aspect of the present invention comprises: forming a gate insulation film on a semiconductor substrate in which element separation regions are formed; depositing a gate lower layer material on the semiconductor substrate via the gate insulation film; depositing a gate upper layer material, which is composed of a material different from the gate lower layer material, on the gate lower layer material; forming a gate comprising a gate upper layer and a gate lower layer by selectively processing the gate upper layer material and the gate lower layer material; increasing the size of the gate upper layer in a horizontal direction with respect to the semiconductor substrate by carrying out a chemical reaction processing treatment to which the gate upper layer has a higher reaction speed than the gate lower layer; forming an impurity implantation region by implanting ions into the semiconductor substrate using the gate upper layer as a mask; and forming a source/drain diffusion layer from the impurity implantation region by carrying out a thermal diffusion treatment.
REFERENCES:
patent: 5989967 (1999-11-01), Gardner et al.
patent: 6287988 (2001-09-01), Nagamine et al.
patent: 6326281 (2001-12-01), Violette et al.
patent: 6362086 (2002-03-01), Weimer et al.
patent: 6486067 (2002-11-01), Shen et al.
patent: 2007/0230249 (2007-10-01), Miyaki et al.
patent: 2007/0252234 (2007-11-01), Kawamata et al.
patent: 11-261062 (1999-09-01), None
Harakawa Hideaki
Nomachi Akiko
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Lebentritt Michael S
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4142412