Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2007-06-26
2007-06-26
Deo, Duy-Vu N. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S706000, C438S725000
Reexamination Certificate
active
10788216
ABSTRACT:
A method of manufacturing a semiconductor device comprises preparing a working film to be processed, forming an adhesion improving region on the working film for increasing an adhesion between the working film and a mask material containing carbon, forming the mask material on the working film, forming a resist pattern on the mask material, the mask material having a higher etching resistance for the working film than the resist pattern, transferring the pattern of the resist pattern onto the mask material, and etching the working film by using the mask material as a mask.
REFERENCES:
patent: 5442237 (1995-08-01), Hughes et al.
patent: 5549935 (1996-08-01), Nguyen et al.
patent: 5886920 (1999-03-01), Marshall et al.
patent: 6150258 (2000-11-01), Mountsier et al.
patent: 6184572 (2001-02-01), Mountsier et al.
patent: 6420271 (2002-07-01), Sato et al.
patent: 6576562 (2003-06-01), Ohuchi et al.
patent: 6713873 (2004-03-01), O'Loughlin et al.
patent: 2001/0034131 (2001-10-01), Sato et al.
patent: 01-309054 (1989-12-01), None
patent: 09-244249 (1997-09-01), None
patent: 10-041213 (1998-02-01), None
patent: 2001-272797 (2001-10-01), None
patent: 2002-270584 (2002-09-01), None
patent: 2002-305187 (2002-10-01), None
patent: 2002-343767 (2002-11-01), None
Office Action Mailed Jul. 25, 2006, Japanese Patent Application No. 2003-053182.
English Translation of Office Action Mailed Jul. 25, 2006, Japanese Patent Application No. 2003-053182.
English Language Abstract of JP 01-309054, no date.
English Language Derwent Abstact of JP 10-041213, no date.
English Language Derwent Abstract of JP 2002-270584.
Idebuchi Jun
Kishida Motoya
Nakagawa Seiji
Sato Yasuhiko
Shibata Tsuyoshi
Deo Duy-Vu N.
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3828975