Method of manufacturing metal interconnect structure for an inte

Details Method of manufacturing metal interconnect structure for an inte Method of manufacturing metal interconnect structure for an inte

1997-04-29

1998-08-25

Quach, T. N.

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

438656, 438660, 438688, H01L 21283

Patent

active

057983011

ABSTRACT:
A multilayer interconnect structure for a semiconductor integrated circuit comprising a base layer of titanium, a second layer of titanium nitride, a third layer of an aluminum alloy and a top layer of titanium nitride. All of the layers contained within the multilayer interconnect structure are deposited by in-situ deposition in an ultra-high vacuum deposition system. The different layers deposited in the deposition system are conducted consecutively without a disruption to the vacuum. Although each layer in the multilayer interconnect structure are deposited within the integrated ultra-high vacuum deposition system, with multiple deposition chambers, the deposition of the different layers is conducted at different temperatures. The time to the electromigration failure of the multilayer interconnect structure, caused by the electromigration of the aluminum alloy, is greatly increased by depositing the aluminum alloy layer at a temperature in excess of 300.degree. C. and preferably between 350.degree. C. and 550.degree. C. The titanium layer and the adjacent titanium nitride layer below the aluminum alloy layer provide the interconnect structure with low resistivity and prevent alloy spiking of the base substrate. As a result, a multilayer interconnect structure provided that has improved electromigration reliability and a low resistance, thereby enabling more dense applications within an integrated circuit.

REFERENCES:
patent: 3879840 (1975-04-01), Ames et al.
patent: 5240880 (1993-08-01), Hindman et al.
patent: 5266521 (1993-11-01), Lee et al.
patent: 5270254 (1993-12-01), Chen et al.
patent: 5270255 (1993-12-01), Wong
patent: 5371042 (1994-12-01), Ong
patent: 5378660 (1995-01-01), Ngan et al.
patent: 5427666 (1995-06-01), Mueller et al.
patent: 5478780 (1995-12-01), Koezner et al.
patent: 5658828 (1997-08-01), Lin et al.

Affiliated with

Also associated with

Rating

Method of manufacturing metal interconnect structure for an inte does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing metal interconnect structure for an inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing metal interconnect structure for an inte will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-36078