Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2006-05-09
2006-05-09
Norton, Nadine G. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S719000, C438S720000, C438S721000
Reexamination Certificate
active
07041601
ABSTRACT:
A method of manufacturing a MOSFET type semiconductor device includes forming a fin structure and a dummy gate structure over the fin structure. Sidewall spacers may be formed adjacent the dummy gate structure. The dummy gate structure may be later removed and replaced with a metal layer that is formed at a high temperature (e.g., 600°–700° C.). The cooling of the metal layer induces strain to the fin structure that affects the mobility of the double-gate MOSFET.
REFERENCES:
patent: 6353249 (2002-03-01), Boyd et al.
patent: 6660598 (2003-12-01), Hanafi et al.
patent: 6774466 (2004-08-01), Kajiwara et al.
patent: 2004/0048424 (2004-03-01), Wu et al.
Digh Hisamoto et al.: “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm,” IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.
Yang-Kyu Choi et al.: “Sub-20nm CMOS Fin FET Technologies,” 2001, IEEE, IEDM, pp. 421-424.
Xuejue Huang et al.: “Sub-50 nm P-Channel Fin FET,” IEEE Transactions on Electron Devices, vol. 48, No. 5, May 2001, pp. 880-886.
Yang-Kyu Choi et al.: “Nanoscale CMOS Spacer FinFET for the Terabit Era,” IEEE Electron Device Letters, vol. 23, No. 1, Jan. 2002, pp. 25-27.
Xuejue Huang et al.: “Sub 50-nm FinFET: PMOS,” 1999 IEEE, IEDM, pp. 67-70.
Wang Haihong
Yu Bin
Advanced Micro Devices , Inc.
Harrity & Snyder LLP
Norton Nadine G.
Tran Binh X.
LandOfFree
Method of manufacturing metal gate MOSFET with strained channel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing metal gate MOSFET with strained channel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing metal gate MOSFET with strained channel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3536887