Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2002-04-16
2004-05-04
Thomas, Tom (Department: 2815)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S760000, C438S763000, C257S633000, C257S641000, C257S644000, C257S650000, C427S578000, C427S579000
Reexamination Certificate
active
06730619
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to semiconductor devices and to insulating layers of semiconductor devices, and more particularly, the present invention relates to the formation of insulating layers, such as borophosphosilicate (BPSG) layers.
2. Description of the Related Art
Insulating and conductive layer fabricating techniques, utilized during manufacture of a semiconductor device, can largely be classified into two areas: physical vapor deposition and chemical vapor deposition. In the case of chemical vapor deposition (CVD), a gas source, that includes an element of an object material to be formed, and a reaction gas are supplied onto a substrate, and then the substrate is heated to initiate a chemical reaction to form a target layer on the substrate.
The CVD process characteristics used to form the layer affect not just the target layer, but also the previously formed underlying layer and any subsequent upper layers to be formed. Therefore, when forming the target layer, the chemical and physical characteristics should be sufficiently considered in view of both the process characteristics of the underlying layer and the upper layer to be formed.
A phosphosilicate glass (PSG) layer obtained by doping phosphorus into an oxide material, or a borophosphosilicate glass (BPSG) layer obtained by doping boron and phosphorus into an oxide material, are the primary layer types used as an insulating layer to protect a surface or to electrically isolate a conductive layer. This is mainly due to the excellent step coverage of these layers. Also, PSG and BPSG layers generate alkali ions while reacting as a diffusion wall against humidity, and the processes for forming the layers can be easily performed in a low temperature regime.
However, there is a disadvantage to using the PSG and BPSG layers. Since these layers exhibit fluidity and act as a diffusion wall during a reflow process, the layers also operate as an intermediary to transmit the humidity to the underlying layers. Accordingly, in a case where a layer is composed of a material that can be damaged by humidity, or where a substrate is made of silicon, the transfer of humidity may cause a serious problem. Therefore, a method to minimize the influence of the humidity has to be fully considered when the PSG or BPSG layers are being formed.
Examples of methods of forming PSG and BPSG insulating layers for minimizing the influence of the humidity are disclosed in U.S. Pat. No. 4,668,973 (issued to Dawson et al.), Japanese Patent Laid-Open No. Sho 59-222945, Japanese Patent Laid-Open No. Hei 1-122139 and Japanese Patent Laid-Open No. Hei 8-17926.
In U.S. Pat. No. 4,668,973, the PSG layer is formed by adding 7% or less of phosphorus on a silicon nitride layer after forming the silicon nitride layer on the substrate. Accordingly, the silicon nitride layer prevents the humidity from penetrating into the substrate even though the PSG layer has been reflowed. Furthermore, even if a window is formed at the PSG layer, the substrate may be prevented from being oxidized because the substrate is not directly exposed by means of the silicon nitride layer.
In Japanese Patent Laid-Open No. Sho 59-222945, a silicon nitride layer is formed on a substrate and then a BPSG layer is formed on the silicon nitride layer. The silicon nitride layer prevents the humidity from penetrating into the substrate even where the BPSG layer has been reflowed. Therefore, oxidation of the substrate by direct exposure is prevented.
In Japanese Patent Laid-Open No. Hei 1-122139, a silicon nitride layer is successively formed on the substrate and a gate electrode and thereafter a PSG layer containing boron is formed. The silicon nitride layer acts to prevent humidity from penetrating into the substrate or the gate electrode even where the PSG layer has been reflowed.
In Japanese Patent Laid-Open No. Hei 8-17926, a silicon oxide layer is formed onto a polysilicon layer and then the BPSG layer is formed onto the silicon oxide layer. Therefore, the silicon oxide layer prevents the humidity from penetrating into the polysilicon layer or the substrate even if the BPSG layer has been reflowed.
In this way, when the PSG layer or BPSG layer is formed, the effect of the humidity can be minimized by means of forming the PSG layer or BPSG layer on the underlying silicon nitride layer. Also, the silicon nitride layer prevents the underlying layer or the substrate from being damaged by means of etching, for example, when a portion of the insulating layer is patterned and etched to form a window.
When fabricating semiconductor devices having elevated regions and recessed regions composed of minute windows or gate electrodes, one must consider the need to sufficiently flow and/or fill the BPSG insulating layer into and/or up the recessed regions of the windows or the gate electrodes. Therefore, a chemical vapor deposition using a tetraethylorthosilicate (TEOS), a triethylborate (TEB), a triethylphosphate (TEPO), an oxygen gas, and an ozone gas is employed to form the BPSG layer.
As described above, first the silicon nitride layer is formed and then the BPSG layer is formed, in order to prevent the damage due to the penetration of the humidity and the etching and to obtain a sufficient filling characteristic.
The BPSG layer is formed as follows. First, an oxidizing atmosphere for easily forming the BPSG layer is prepared using an oxygen gas. After forming a first seed layer onto a silicon nitride etch stop layer using TEOS and oxygen gas, a second seed layer is formed onto the first seed layer using TEB, TEPO, TEOS and oxygen gas. The constituents of the first and second seed layers determine the amount of boron and phosphorus added into the BPSG layer. Subsequently, the BPSG layer is formed onto the etch stop layer including the first and the second seed layers by using TEB, TEPO, TEOS and ozone gas. At this time, the BPSG layer is formed with a relatively large amount of phosphorus because TEPO is used to form the second seed layer.
The BPSG layer is then reflowed utilizing nitrogen gas to planarize the surface of the BPSG layer, as well as attempt to sufficiently fill the recessed regions with this BPSG insulating layer among the elevated regions and recessed regions.
However, if the BPSG layer does not have sufficient fluidity during this reflow process with nitrogen, the BPSG layer will not sufficiently flow and/or fill into and/or up the recessed regions of the windows or the gate electrodes, and accordingly, voids are generated. Therefore, an oxygen gas and a hydrogen gas are sometimes used instead of the nitrogen gas to reflow the BPSG layer to minimize the generation of the voids.
However, when the BPSG layer has been reflowed with the oxygen gas and the hydrogen gas, the thickness of the etch stop layer under the BPSG layer is decreased. This is because phosphoric acid H
3
PO
4
is generated by a chemical reaction between the triethylphosphate (TEPO), which determines the amount of phosphorus in the layer, and the oxygen gas and the hydrogen gas, and the phosphoric acid etches the etch stop layer while the reflowing is being performed.
Based on a transmission electron microscope (TEM) analysis of the etch stop layer before and after the reflow process, it was found that the thickness of the etch stop layer decreased by about 30% after reflowing the BPSG layer using oxygen and hydrogen gases. Also, based on an auger electron spectroscopy (AES) analysis, it was found that the oxidized materials composing the etch stop layer after reflowing were increased about 0.2 times more than before reflowing. Thus, it is confirmed that the thickness of the etch stop layer is decreased by the reflowing process and the oxidization progresses thereby.
Accordingly, the etch stop layer is unable to appropriately control the etching process when the BPSG layer is etched to form a BPSG layer pattern having a window after the reflowing. Consequently, the substrate under the etch stop layer is exposed, or even the substrate itself is et
Jeon Jin-Ho
Jung Woo-Chan
Lim Jeon-Sig
Yi Jong-Seung
Díaz José R
Samsung Electronics Co,. Ltd.
Thomas Tom
Volentine & Francos, PLLC
LandOfFree
Method of manufacturing insulating layer and semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing insulating layer and semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing insulating layer and semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3214910