Method of manufacturing a thin film transistor with reduced para

Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Fluid growth from gaseous state combined with subsequent...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438162, 438163, 438166, 438940, H01L 2100

Patent

active

06019796&

ABSTRACT:
A method of producing an improved thin film transistor structure is provided having no source/gate or drain/gate overlap. A laser-assisted doping technique is applied to fabricate such transistors. A radiation filter is employed, which is transparent to light at the photolithography wavelength, but reflective or opaque at the laser wavelength. Eliminating source/gate and drain/gate overlap significantly reduces or eliminates parasitic capacitance and feed-through voltage between source and gate. Short-channel a-Si:H thin film transistors may be obtained having high field effect mobilities. Improved pixel performance and pixel-to-pixel uniformity is provided.

REFERENCES:
patent: 3760242 (1973-09-01), Duffy et al.
patent: 5441905 (1995-08-01), Wu
patent: 5583369 (1996-12-01), Yamazaki et al.
patent: 5637519 (1997-06-01), Tsai et al.
patent: 5696011 (1997-12-01), Yamazaki et al.
patent: 5733804 (1998-03-01), Hack et al.
patent: 5834797 (1998-11-01), Yamanaka
Chang-Dong Kim et al., "Examiner-Laser Crystallized Poly-Si TFT's with Transparent Gate," IEEE transactions on Electron Devices, vol. 43, No. 4, pp. 576-579, Apr. 1996.
Sameshima, et al., "Analysis of Dopant Diffustion in Molten Silicon Induced by a Pulsed Eximer Laser," Japanese Journal of Applied Physics, vol. 26, No. 7, pp. L1208-L1210, Jul. 1987.
Kawachi, et al., "A New Technology for a-Si TFT-LCD's with Buried ITO Electrode Structure," IEEE Transactions on Electron Devices, vol. 41, No. 7, pp. 1120-1124, Jul. 1994.
Wolf et al., "Silcon Processing for the VLSI Era vol. 1-Process Technology," pp. 418-423, 1986.
Al-Nuaimy et al, "Eximer laser crystallization and doping of source and drain regions in high quality amorphous silicon thin film transistors," Appl. Phys. Lett. 69 (25) pp. 3857-3859, Dec. 16, 1995.
Chang-Dong Kim et al., "Eximer-Laser Crystallized Poly-Si TFT's with Transparent Gate," IEEE transactions on Electron Devices, vol. 43, No. 4, pp. 576-579, Apr. 1996.
Sameshima, et al., "Analysis of Dopant Diffustion in Molten Silicon Induced by a Pulsed Eximer Laser," Japanese Journal of Applied Physics, vol. 26, No. 7, pp. L1208-L1210, Jul. 1987.
Kawachi, et al., "A New Technology for a-Si TFT-LCD's with Buried ITO Electrode Structure," IEEE Transactions on Electron Devices, vol. 41, No. 7, pp. 1120-1124, Jul. 1994.
Wolf et al., "Silicon Processing for the VLSI Era vol. 1-Process Technology," pp. 418-423, 1986.
Al-Nuaimy, E.A. et al. "Excimer Laser Crystallization and Doping of Source and Drain Regions in High Quality Amorphous Silicon Thin Film Transistors," Applied Physics Letters 69 (25), Dec. 16, 1996, pp. 3857-3859.
Boyce, J.B. et al. "Laser Doping and Crystallization of Amorphous Silicon Thin Films," Materials Research Society Symposium Proceedings vol. 358, 1995, pp. 909-914.
Busta, Heinz H. et al. "Self-Aligned Bottom-Gate Submicrometer-Channel-Length a-Si:H Thin-Film Transistors," IEEE Transactions on Electron Devices, vol. 36, No. 12, Dec. 1989, pp. 2883-2888.
Convertino, A. et al. "Organic-Inorganic Dielectric Multilayer Systems as High Reflectivity Distributed Bragg Reflectors," Applied Physics Letters 71 (6), Aug. 11, 1997, pp. 732-734.
Kawai, S. et al. "A Self-Alignment Processed a Si:H TFT Matrix Circuit for LCD Panels," Proceedings of the SID, vol. 25/1, 1984, pp. 21-24.
Kim, Chang-Dong et al. "Amorphous-Silicon TFTs with Self-Aligned Poly-Silicon Source and Drain," Materials Research Society Symposium Proceedings vol. 297, 1993, pp. 925-928.
Matsumura, M. et al. "A Short-Channel a-Si TFT Process," Meeting Abstracts vol. 96-2, from ECS Fall Meeting, San Antonio, TX, Oct. 1996, p. 682.
Mei, Ping et al. "Laser Doping for Self-Aligned Amorphous Silicon Thin film Transistors," Electrochemical Society Proceedings vol. 96-23, pp. 51-59.
Nishida, S. et al. "A New Self-Aligned a-Si TFT Using Ion Doping and Chromium Silicide Formation," Materials Research Society Symposium Proceedings vol. 219, 1991, pp. 303-308.
Sugiura, O. et al. "New Selfalignment Processes for Amorphous Silicon Thin Film Transistors with Polysilicon Source and Drain," Electronics Letters, vol. 29, No. 9, Apr. 29, 1993, pp. 750-752.
S. Kawai, T. Kodama, Y. Nasu. S. Yanagisawa, K. Asama;A Self-Alignment Processed a-Si:H TFT Matrix Circuit for LCD Panels; Proceedings of the SID, vol. 25/1,1984; pp. 21-24.
Heinz H. Busta, Jay E. Pogemiller, Robert W. Standley, Kenneth D. Mackenzie; Self-Aligned Bottom-Gate Submicrometer-Channel-Length a Si:H Thin-Film Transistors; IEEE Transaction on Electron Devices vol. 36 No. 12, Dec. 1989, pp. 2883-2887.
S. Nishida, H. Uchida, S. Kaneko; A New Self-Aligned A-Si TFT Using Ion Doping and Chromium Silicide Formation; Mat. Res. Soc. Sump. Proc. vol. 219, 1991; pp. 303-308.
P. Mei, G. B. Anderson, J. B. Boyce, D. K. Fork, R. Lujan; Laser Doping for Self-Aligned Amorphous Silicon Thin Film Transistors; Elecrochemical Society Proceedings vol. 96-23; pp. 51-58.
O. Siguira, C. D. Kim, M. Matsumura; A New Self Alignment Processes for Amorphous Silicon Thin Film Transistors with Polysilicon Source and Drain; Electronics Letters vol. 29 No. 9; Apr. 29, 1993; pp. 750-752.
Chang-Dong Kim, Osamu Suiura, Masakiyo Matsumura; Amorphous-Silicon TFTs with Self-Aligned Poly-Silicon Source and Drain; Mat. Res. Soc. Symp. Proc. vol. 297, 1993, pp. 925-930.
J. B. Boyce, G. B. Anderson, P. G. Carey, D. K. Fork, R. I. Johnson, P. Mei, S. E. Ready, P. M. Smith; Laser Doping and Crystallization of Amorphous Silicon Thin Films; Mat. Res. Soc. Symp. Proc. vol. 358, 1995, pp. 908-914.
E. A. Al-Muaimy, J. M. Marshall; Excimer Laser Crystallization and Doping of Source and Drain Regions in High Quality Amorphous Silicon Thin Film Transistors; Appl. Phys. Lett 69 (25), Dec. 16, 1996; pp. 3857-3859.
M. Matsumura, C.D. Kim; A Short-Channel a-Si TFT Process; ECS Fall Meeting Abstracts vol. 96-2; Oct. 1996; p. 682.
A. Convertino, A. Valentini, T. Ligonzo, R. Cingolani; Organic-Inorganic Dielectric Multilayer Systems as High Reflectivity Distributed Bragg Reflectors; Appl. Phys. Lett. 71(6); Aug. 11, 1997; pp. 732-734.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing a thin film transistor with reduced para does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a thin film transistor with reduced para, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a thin film transistor with reduced para will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-934030

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.