Method of manufacturing a semiconductor device having wiring lay

Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438154, 437 26, 437 24, 437203, 437228, H01L 2100, H01L 2184, H01L 2131, H01L 21469, H01L 21265, H01L 2144, H01L 2148, H01L 21465

Patent

active

059638389

ABSTRACT:
A transistor element is formed on the surface of a silicon substrate. A tunnel is formed in the silicon substrate at a position right under the transistor element. A contact hole is formed to extend from the surface of the silicon substrate to the contact hole. Silicon oxide films are respectively formed on the inner surfaces of the tunnel and the contact hole. A wiring layer is buried in the tunnel and the contact hole. The wiring layer is connected to a diffusion layer of the transistor element.

REFERENCES:
patent: 3381182 (1968-04-01), Thornton
patent: 4478655 (1984-10-01), Nagakubo et al.
patent: 4532700 (1985-08-01), Kinney et al.
patent: 4800170 (1989-01-01), Jain et al.
patent: 4816421 (1989-03-01), Dynes et al.
patent: 4888300 (1989-12-01), Burton
patent: 4925805 (1990-05-01), Van Ommen et al.
patent: 4977439 (1990-12-01), Esquivel et al.
patent: 5236872 (1993-08-01), Van Ommen et al.
patent: 5278102 (1994-01-01), Horie
patent: 5306942 (1994-04-01), Fujii
patent: 5449630 (1995-09-01), Lur et al.
patent: 5510272 (1996-04-01), Morikawa et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing a semiconductor device having wiring lay does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a semiconductor device having wiring lay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device having wiring lay will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1182751

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.