Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-06-05
2004-09-21
Pham, Hoai (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S301000, C257S302000
Reexamination Certificate
active
06794235
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention is directed, in general, to a semiconductor device and, more specifically, to a semiconductor device having a localized halo implant therein and method of manufacture therefor.
BACKGROUND OF THE INVENTION
As the geometries of semiconductor devices and particularly MOS transistors are being scaled to continually shorter gate lengths, there is a requirement for reduction in short channel effects. It is known that these short channel effects can be reduced by the use of non-uniform doping levels in the channel region. One manner of obtaining such non-uniform doping levels in the channel region has been by the use of pocket or halo implants. Both a pocket and a halo implant involve, in addition to the standard source/drain implant, the introduction of an implant which is at an angle of from about 10 to about 80 degrees and preferably about 30 to 40 degrees relative to a normal to the substrate surface. The pocket or halo implant is of opposite conductivity type to that of the source/drain region, is directed partially under the gate electrode and uses the gate electrode as a mask. In this manner, a pocket or halo region is formed which abuts the source/drain region as well as the gate oxide, is within the channel region and extends under the gate electrode, to provide a region between the source/drain and the channel which is more highly doped than the channel region and of like conductivity type.
In an optimal situation, it would be desirable to place the pocket or halo region at least partially under the gate and below the surface of the substrate proximate the source/drain regions. Unfortunately, the pocket and halo depth and doping levels cannot be controlled enough as to precisely place the pocket or halo region in this desired location. For example, because of the present angled Halo process used (of which will be detailed with respect to
FIG. 1A
below) a substantial portion of the pocket or halo region is located at a surface of the substrate and between the two source/drain regions in the channel region. This location, however, affects the channel mobility of the device, and especially as it attempts to shut off the subsurface current. For this reason, present pocket and halo implants are either not used at all or are used in moderation to minimize the problems inherent in the presence of the pocket or halo implant region in the channel region between the source/drain regions.
A typical process flow as used in the prior art to fabricate a MOS transistor having a pocket or halo implant is shown with reference to
FIG. 1A
, wherein there is provided a substrate
110
of semiconductor material, such as, for example, silicon, onto which has been formed, in a standard manner, such as by thermal growth or chemical vapor deposition (CVD), a layer of silicon dioxide
120
. A polysilicon gate
130
is formed over the silicon dioxide layer
120
in a standard manner, such as by deposition of polysilicon over the silicon dioxide layer
120
with subsequent patterning and etching to form the gate structure
130
. At this time, an optional screen oxide can be formed, either thermally or deposited.
Thereafter, a lightly doped drain (LDD) to moderately doped drain (MDD) is formed, generally by a simple ion implantation of phosphorus and/or arsenic for n-channel and boron for p-channel with doses in the range from about 1E13 to about 1E15 atoms/cm
2
for LDD to MDD and with an incidence usually near normal to the surface plane. The pocket or halo
140
is then implanted, this being an ion implantation of the same conductivity type as the substrate and opposite conductivity type to the LDD/MDD with lesser doses in the range from about 1E12 to about 1E14 atoms/cm
2
with incidence angles usually equal to or greater than the LDD/MDD implantation and possibly rotated about an axis perpendicular to the surface using the gate
130
as a mask. An optional anneal can take place at this point to limit transient enhanced diffusion (TED). A sidewall spacer
150
may then be formed in a standard manner, generally of silicon dioxide, silicon nitride or a combination of silicon dioxide and silicon nitride. Thereafter, source/drain regions
160
may be formed within the substrate
110
. Generally, the source/drain regions
160
include doses of about 1E15 atoms/cm
2
, which are of opposite conductivity type to the pocket or halo implant
140
. An optional anneal may be conducted thereafter to activate the dopant. With the subsequent annealing, the source/drain regions
160
are formed with the pocket implant
140
extending thereunder, as well as under the gate
130
, to isolate the source/drain regions
160
from the channel
170
as shown in FIG.
1
A.
Turning now briefly to
FIG. 1B
, illustrated is a process simulation image
180
of a semiconductor device similar to the semiconductor device
100
illustrated in FIG.
1
A. Notice how the pocket or halo implants
185
are located at a surface of the substrate
190
in the channel region
195
thereof.
Accordingly, what is needed in the art is a semiconductor device and method of manufacture therefor, that does not encounter the pocket or halo implant issues experienced by the prior art structures.
SUMMARY OF THE INVENTION
To address the above-discussed deficiencies of the prior art, the present invention provides a semiconductor device having a localized halo implant located therein, a method of manufacture therefore and an integrated circuit including the semiconductor device. In one embodiment, the semiconductor device includes a gate located over a substrate, the substrate having a source and a drain located therein. In the same embodiment, located adjacent each of the source and drain are localized halo implants, each of the localized halo implants having a vertical implant region and an angled implant region. Further, at an intersection of the vertical implant region and the angled implant region is an area of peak concentration.
Further included within the present invention is a method of manufacturing a semiconductor device having the localized halo implant. The method, in one embodiment, includes forming a vertical implant region in a substrate and a gate over the substrate. The method may further include forming an angled implant region in the substrate wherein an intersection of the vertical implant region and the angled implant region form a localized halo implant having an area of peak concentration under the gate.
Additionally, the present invention provides an integrated circuit including the aforementioned semiconductor device. In addition to that disclosed above, the integrated circuit includes an interlevel dielectric layer located over the gate and having interconnects located therein, wherein the interconnects contact the semiconductor device to form an operational integrated circuit.
The foregoing has outlined preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention.
REFERENCES:
patent: 6124616 (2000-09-01), Dennison et al.
patent: 6194278 (2001-02-01), Rengarajan
patent: 6248635 (2001-06-01), Foote et al.
patent: 6362052 (2002-03-01), Rangarajan et al.
patent: 6518135 (2003-02-01), Ahn
patent: 2003/0148564 (2003-08-01), Chang
Liu Kaiping
Wu Zhiqiang
Brady III Wade James
Pham Hoai
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Tung Yingsheng
LandOfFree
Method of manufacturing a semiconductor device having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3240624