Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-01-18
2011-01-18
Lin, Sun J (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C700S120000, C700S121000, C378S034000, C378S035000
Reexamination Certificate
active
07873935
ABSTRACT:
A method of manufacturing a mask includes designing a first mask data pattern, designing a second mask data pattern for forming the first mask data pattern, acquiring a first emulation pattern, which is predicted from the second mask data pattern, using layout-based Self-Aligning Double Patterning (SADP) emulation, comparing the first emulation pattern with the first mask data pattern, and modifying the second mask data pattern according to results of the comparison. The method further includes performing Optical Proximity Correction (OPC) on the modified second mask data pattern, acquiring second emulation patterns, which are predicted from the second mask data pattern on which the OPC has been performed, using image-based SADP emulation, and comparing the second emulation patterns and the first mask data pattern and manufacturing a first mask layer, which corresponds to the second mask data pattern on which the OPC has been performed, according to the results of the comparison.
REFERENCES:
patent: 6928636 (2005-08-01), Ohnuma
patent: 2003/0177467 (2003-09-01), Ohnuma et al.
patent: 2006/0070018 (2006-03-01), Semmler
patent: 2006/0236294 (2006-10-01), Saidin et al.
patent: 2007/0087571 (2007-04-01), Chang et al.
patent: 2007/0220476 (2007-09-01), Mukherjee et al.
patent: 2007/0226674 (2007-09-01), Haffner et al.
patent: 2007/0275309 (2007-11-01), Liu
patent: 2008/0057610 (2008-03-01), Lee et al.
patent: 2008/0227295 (2008-09-01), Chen
patent: 2003-167323 (2003-06-01), None
patent: 2005-039151 (2005-02-01), None
patent: 2005-181612 (2005-07-01), None
Erdmann et al.; “Rigorous Electromagnetic Field Simulation of Two-Beam Interference Exposures for the Exploration of Double Patterning and Double Exposure Scenarios”; Mar. 12, 2008; SPIE, vol. 6924; pp. 1-12.
Stine et al.; “A Simulation Methodology for Assessing the Impact of Spatial/Pattern Interconnect Parameter Variation on Circuit Performance”; Dec. 1997; MIT, Department of Electrical Engineering and Computer Science; pp. 1-4.
Cho Han-Ku
Jung Sung-Gon
Lee Ji-Young
Yeo Gi-sung
F. Chau & Associates LLC
Lin Sun J
Memula Suresh
Samsung Electronics Co,. Ltd.
LandOfFree
Method of manufacturing a mask does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a mask, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a mask will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2662131