Method of manufacturing a field effect transistor and a...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S208000, C438S795000

Reexamination Certificate

active

07015084

ABSTRACT:
A gate-overlap-drain structure is obtained by a single pair of a single impurity implantation process and a single laser anneal process, wherein the improved gate-overlap-drain structure includes lightly activated high impurity concentration regions exhibiting substantially the same function as the lightly doped drain regions, wherein the lightly activated high impurity concentration regions are bounded with high impurity concentration regions serving as source and drain regions. The boundaries are self-aligned to edges of a gate electrode. Side regions of the gate electrode overlap the lightly activated high impurity concentration regions.

REFERENCES:
patent: 6392730 (2002-05-01), Ohta et al.
patent: 6784456 (2004-08-01), Sera
patent: 0 602 250 (1994-06-01), None
patent: 0 645 802 (1995-03-01), None
patent: 1 041 641 (2000-10-01), None
patent: 05082552 (1993-04-01), None
patent: 5-251465 (1993-09-01), None
patent: A 8-153875 (1996-06-01), None
patent: A 8-222736 (1996-08-01), None
patent: 2000-138374 (2000-05-01), None
Tsukamoto et al., Selective Laser Annealing (SELA) Uses In The Fabrication Of Sub-0.1 μM MOSFETs, Solid-State Electronics, vol. 42, No. 4, 1998, pp 547-556.
Ohgata et al., “A new dopant activation technique for poly-Si TFTs with a self-aligned gate-overlapped LDD structure”, IEEE, 2000, pp. 205-208.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing a field effect transistor and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a field effect transistor and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a field effect transistor and a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3539437

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.