Method of manufacturing a FET gate

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S669000, C438S585000, C257S407000, C257SE21196, C257SE29152

Reexamination Certificate

active

07838371

ABSTRACT:
A method of manufacturing a FET gate with a plurality of materials includes depositing a dummy region8, and then forming a plurality of metallic layers16, 18, 20on gate dielectric6by conformally depositing a layer of each metallic layer and then anisotropically etching back to leave the metallic layer on the sides10of the dummy region. The dummy region is then removed leaving the metallic layers16,18, 20as the gate over the gate dielectric6.

REFERENCES:
patent: 4312680 (1982-01-01), Hsu
patent: 4358340 (1982-11-01), Fu
patent: 4419809 (1983-12-01), Riseman et al.
patent: 4442589 (1984-04-01), Doo et al.
patent: 4532698 (1985-08-01), Fang et al.
patent: 4559693 (1985-12-01), Kamei
patent: 4597827 (1986-07-01), Nishitani et al.
patent: 4729966 (1988-03-01), Koshino et al.
patent: 4769339 (1988-09-01), Ishii
patent: 4803181 (1989-02-01), Buchmann et al.
patent: 4849069 (1989-07-01), Evans et al.
patent: 4851365 (1989-07-01), Jeuch
patent: 5202272 (1993-04-01), Hsieh et al.
patent: 5391510 (1995-02-01), Hsu et al.
patent: 5459091 (1995-10-01), Hwang
patent: 5612255 (1997-03-01), Chapple-Sokol et al.
patent: 5705414 (1998-01-01), Lustig
patent: 5866934 (1999-02-01), Kadosh et al.
patent: 5923981 (1999-07-01), Qian
patent: 5950091 (1999-09-01), Fulford et al.
patent: 6066534 (2000-05-01), Son
patent: 6124174 (2000-09-01), Gardner et al.
patent: 6184116 (2001-02-01), Shen et al.
patent: 6225201 (2001-05-01), Gardner et al.
patent: 6225669 (2001-05-01), Long et al.
patent: 6300177 (2001-10-01), Sundaresan et al.
patent: 6300221 (2001-10-01), Roberds et al.
patent: 6383872 (2002-05-01), Kadosh et al.
patent: 6586808 (2003-07-01), Xiang et al.
patent: 6610604 (2003-08-01), Ang et al.
patent: 6664153 (2003-12-01), Ang et al.
patent: 6727560 (2004-04-01), Pan et al.
patent: 6849509 (2005-02-01), Barnak et al.
patent: 6849511 (2005-02-01), Iriyama et al.
patent: 6864163 (2005-03-01), Yu et al.
patent: 7033888 (2006-04-01), Pan et al.
patent: 7056794 (2006-06-01), Ku et al.
patent: 7285829 (2007-10-01), Doyle et al.
patent: 7517806 (2009-04-01), Bryant et al.
patent: 7566937 (2009-07-01), Wang et al.
patent: 7675097 (2010-03-01), Adkisson et al.
patent: 2003/0003666 (2003-01-01), Iriyama et al.
patent: 2005/0037343 (2005-02-01), Fagnani et al.
patent: 2005/0224886 (2005-10-01), Doyle et al.
patent: 2007/0262395 (2007-11-01), Gibbons et al.
patent: 2009/0137090 (2009-05-01), Chen et al.
patent: 2010/0001323 (2010-01-01), Tateshita
patent: 2010/0068877 (2010-03-01), Yeh et al.
patent: 2010/0124818 (2010-05-01), Lee et al.
patent: 0856892 (1998-05-01), None
patent: 62 073668 (1987-04-01), None
patent: 2010015071 (2010-02-01), None
patent: 03/058711 (2003-07-01), None
Shur, Michael; “Split-Gate Field-Effect Transistor”; Applied Physics Letter, vol. 54, p. 162-164; Jan. 9, 1989.
Long, Wei, et al; “Dual-Material Gate (DMG) Field Effect Transistor”; IEEE Transactions on Electronic Devices; vol. 46, p. 865-870; May 1999.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing a FET gate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a FET gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a FET gate will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4168551

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.