Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-03-05
2000-07-11
Monin, Jr., Donald L.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438270, 438589, 257315, H01L 21336
Patent
active
060872225
ABSTRACT:
A method of forming a vertical transistor memory device includes the following steps. Before forming the trenches, FOX regions are formed between the rows. Form a set of trenches with sidewalls and a bottom in a semiconductor substrate with threshold implant regions the sidewalls. Form doped drain regions near the surface of the substrate and doped source regions in the base of the device below the trenches with oppositely doped channel regions therebetween. Form a tunnel oxide layer over the substrate including the trenches. Form a blanket thick floating gate layer of doped polysilicon over the tunnel oxide layer filling the trenches and extending above the trenches. Etch the floating gate layer down below the top of the trenches. Form an interelectrode dielectric layer composed of ONO over the floating gate layer and over the tunnel oxide layer. Form a blanket thick control gate layer of doped polysilicon over the interelectrode dielectric layer. Pattern the control gate layer into control gate electrodes. Form spacers adjacent to the sidewalls of the control gate electrode.
REFERENCES:
patent: 5071782 (1990-06-01), Mori
patent: 5108938 (1992-04-01), Solomon
patent: 5229310 (1993-07-01), Sivan
patent: 5312767 (1994-05-01), Shimizu et al.
patent: 5391506 (1995-02-01), Tada et al.
patent: 5506431 (1994-05-01), Thomas
patent: 5773343 (1995-08-01), Lee et al.
patent: 5960284 (1997-12-01), Lin et al.
Chen Shui-Hung
Jung Lin Chrong
Kuo Di-Son
Ackerman Stephen B.
Jones, II Graham J.
Monin, Jr. Donald L.
Pham Hoai
Saile George O.
LandOfFree
Method of manufacture of vertical split gate flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacture of vertical split gate flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacture of vertical split gate flash memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-541719