Method of making transistors

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S674000, C438S679000, C438S622000, C438S623000, C438S943000, C438S944000, C438S578000, C438S586000, C438S300000, C438S681000, C438S166000, C438S149000, C438S164000, C313S402000, C382S283000, C216S012000, C356S310000

Reexamination Certificate

active

06667215

ABSTRACT:

FIELD
This invention relates to a method of making transistors using a shadow mask. In another aspect, this invention relates to transistors comprising a shadow mask.
BACKGROUND
Traditionally, photolithography has been used for patterning transistors and circuits. The use of photolithography is undesirable, however, for low-cost, large-area applications because of its relatively high cost. Therefore, there has been an increasing effort in developing low-cost patterning techniques. Various patterning techniques have been proposed for low-cost, large-area applications, including printing methods and the use of mechanical shadow masks, but they can be problematic.
Known mechanical shadow mask techniques typically use a predefined/preformed system of mask levels. Each mask level must be precisely positioned so that it aligns with the previous layer. Registering rigid shadow masks within a desired level of accuracy (usually about 5 &mgr;m) over a web-handled substrate can be difficult in a low-cost, high-throughput environment.
In addition, depending upon processing conditions and substrate material, a transistor substrate may dilate or shrink during processing. If the substrate's size changes beyond some critical value, subsequent shadow mask levels can no longer be registered to those already on the substrate. Although this problem can be avoided by using a dynamic patterning process or by designing large tolerances into a rigid shadow mask, neither solution is ideal. Dynamic patterning processes can be costly and slow, and large design tolerances can ultimately reduce the performance of the circuits.
SUMMARY
In view of the foregoing, we recognize that there is a need for an economical method of patterning transistors for low-cost, large-area applications that eliminates the difficulty of aligning multiple levels. Furthermore, we recognize that it would be advantageous to have a shadow mask that deforms simultaneously with the substrate during processing.
Briefly, in one aspect, the present invention provides a method for patterning transistors using a stationary shadow mask (that is, a shadow mask that is stationary with respect to the substrate). The method comprises depositing source electrode and drain electrode features onto a substrate (that is, directly onto the substrate or onto another feature or layer that is on the substrate) through a single aperture in a stationary shadow mask, the aperture having at least two opposing edges; wherein the shapes of the features are defined by the aperture and location of source materials in relation to the substrate. Preferably, the shadow mask is permanently affixed to the substrate; more preferably, the shadow mask is permanently affixed to the substrate and the shadow mask is made of a material that has a lower modulus of elasticity than the substrate material.
It has been discovered that the above-described method avoids the issue of misregistration of transistor feature layers by using a single shadow mask to define each layer. On a web-handled substrate, the use of a single shadow mask to define each transistor results in a reduction in the number of alignment steps required, thus increasing throughput. In addition, at least some of the methods of the invention provide a patterning technique that uses a permanently affixed shadow mask. These shadow masks are not susceptible to problems caused by shrinkage or dilation of the substrate during processing because they deform simultaneously with the substrate.
Thus, the method aspects of the invention meet the need in the art for an economical way to pattern transistors for low-cost, large-area applications that eliminates the difficulty of aligning multiple feature levels.
In other aspects, this invention provides a method for depositing n-channel and p-channel complementary semiconductor materials adjacent to each other for use in complementary transistor circuit elements such as a metal oxide semiconductor (CMOS) element. This method comprises forming gate electrode, gate dielectric, source electrode, and drain electrode features on a substrate and depositing a first semiconductor material and a second semiconductor material through a single aperture in a stationary shadow mask, the aperture having at least two opposing edges, such that at least a portion of each of the semiconductor materials does not overlap the other semiconductor material. This method eliminates the difficulties associated with aligning multiple feature levels of transistors using multiple masks.
In still other aspects, this invention also provides articles comprising a transistor comprising a shadow mask permanently affixed to a substrate, and devices comprising the articles.


REFERENCES:
patent: 3851379 (1974-12-01), Guthnecht et al.
patent: 4065781 (1977-12-01), Gutknecht
patent: 4262296 (1981-04-01), Shealy et al.
patent: 4301191 (1981-11-01), Peek
patent: 4337115 (1982-06-01), Ikeda et al.
patent: 4469719 (1984-09-01), Martin
patent: 4776868 (1988-10-01), Trotter, Jr. et al.
patent: 4883770 (1989-11-01), Dohler et al.
patent: 5238861 (1993-08-01), Morin et al.
patent: 5264383 (1993-11-01), Young
patent: 5294869 (1994-03-01), Tang et al.
patent: 5294870 (1994-03-01), Tang et al.
patent: 5500537 (1996-03-01), Tsumura et al.
patent: 5501893 (1996-03-01), Laermer et al.
patent: 5595944 (1997-01-01), Zhang et al.
patent: 5612228 (1997-03-01), Shieh et al.
patent: 5625199 (1997-04-01), Baumbach et al.
patent: 6037712 (2000-03-01), Codama et al.
patent: 6091196 (2000-07-01), Codama
patent: 6413790 (2002-07-01), Duthaler et al.
patent: 6528816 (2003-03-01), Jackson et al.
patent: 2001/0036691 (2001-11-01), Kitazume et al.
patent: 0 762 806 (1997-03-01), None
patent: 1 003 221 (2000-05-01), None
patent: 54062984 (1979-05-01), None
patent: 63172121 (1988-06-01), None
patent: 2000-132762 (2000-05-01), None
patent: WO 00/10196 (2000-02-01), None
S. M. Sze, Physics of Semiconductor Devices, (1981), pp. 438-442, 492-493, 2ndEdition, John Wiley & Sons, New York.
C. D. Dimitrakopoulos et al., “Organic Thin-Film Transistors: A Review of Recent Advances”, IBM J. Res. & Dev., (Jan. 2001), pp. 11-27, vol. 45, No. 1.
L. C. Sander et al., “Polycyclic Aromatic Hydrocarbon Structure Index”, NIST Special Publication 922 (Dec. 1997).
H. Klauk et al., “Pentacene Organic Thin-Film Transistors and ICs”, Solid State Technology, (Mar. 2000), pp. 63-76, vol. 43, No. 3.
R. J. Jackman et al., “Fabrication of Submicrometer Features on Curved Substrates by Microcontact Printing”, Science, (Aug. 4, 1995), pp. 664-665, vol. 269, No. 5224.
B. Crone et al., “Large-Scale Complementary Integrated Circuits Based on Organic Transistors”, Nature, (Feb. 3, 2000), pp. 521-523, vol. 403, No. 6769.
P. F. Tian et al., “Precise, Scalable Shadow Mask Patterning, of Vacuum-Deposited Organic Light Emitting Devices”, Journal of Vacuum Science & Technology A; Vacuum, Surfaces, and Films, (Sep./Oct. 1999), 2ndSeries, vol. 17, No. 5.
Z. Bao et al., “High-Performance Plastic Transistors Fabricated by Printing Techniques”, Chemistry of Materials, (Jun. 1997), pp. 1299-1301, vol. 9, No. 6.
B. El-Kareh, “Fundamentals of Semiconductor Processing Technology”, (1995), pp. 169-260, Kluwer Academic Publishers, Boston.
S. Sherr, “Matrix and Alphanumeric Devices”, Electronic Displays, (1993), pp. 201-340, John Wiley and Sons, New York.
K. Finkenzeller, RFID Handbook, (1999), John Wiley and Sons, New York.
C. M. Hong et al., “Jet Printing of Copper Lines at 200° C. Maximum Process Temperature”, Mat. Res. Soc. Symp. Proc., (2000), pp. 387-392, vol. 558.
T. Tsukada, “Active-Matrix Liquid-Crystal Displays”, Technology and Applications of Amorphous Silicon, (2000), pp. 36-42, Springer-Verlag Berlin Heidelberg New York.
M. Madou Fundamentals of Microfabrication, (1997), pp. 166-179, CRC Press LLC.
U.S. patent application Ser. No. 09/966,954, “Process for Preparing Pentacene Derivatives”, filed Sep. 26, 2001.
U.S. patent application Ser. No. 09/966,961, “Substituted Pentacene Semiconductors”, filed Sep. 26, 2001.
U.S. patent application Ser. No. 09/886,447, “Method of Maki

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making transistors will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3145456

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.