Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-06-07
2005-06-07
Chen, Jack (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S259000
Reexamination Certificate
active
06902978
ABSTRACT:
A method of making the selection gate in a split-gate flash EEPROM cell forms a selection gate on a trench sidewall of a semiconductor substrate to minimize the sidewise dimension of the selection gate and to maintain the channel length. The disclosed method includes the steps of: forming a trench on a semiconductor substrate on one side of a suspending gate structure; forming an inter polysilicon dielectric layer on the sidewall of the suspending gate structure and the trench; and forming a polysilicon spacer on the inter polysilicon dielectric layer as the selection gate. Such a split-gate flash EEPROM cell can produce ballistic hot electrons, improving the data writing efficiency and lowering the writing voltage.
REFERENCES:
patent: 5284784 (1994-02-01), Manley
patent: 5312781 (1994-05-01), Gregor et al.
patent: 5998263 (1999-12-01), Sekariapuram et al.
patent: 6133098 (2000-10-01), Ogura et al.
patent: 6531347 (2003-03-01), Huster et al.
patent: 6569736 (2003-05-01), Hsu et al.
patent: 6593187 (2003-07-01), Hsieh
patent: 6784039 (2004-08-01), Hsieh
patent: 2002/0011608 (2002-01-01), Lee
patent: 2003/0139010 (2003-07-01), Wang
patent: 335395 (1989-10-01), None
Chu Wen-Ting
Lin Chrong-Jung
Yeh Jack
Chen Jack
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
Method of making the selection gate in a split-gate flash... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making the selection gate in a split-gate flash..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making the selection gate in a split-gate flash... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3504431