Method of making self-aligned flash memory cell to prevent sourc

Details Method of making self-aligned flash memory cell to prevent sourc Method of making self-aligned flash memory cell to prevent sourc

1999-11-01

2000-10-24

Hardy, David

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438294, 438297, 438211, 438259, 438264, H01L 21336

Patent

active

06136651&

ABSTRACT:
A process for making stacked gate memory cells which does not require the extra thermal cycle as in the conventional SAMOS process. It includes the steps of: (a) forming a silicon nitride layer on a wafer surface; (b) forming a diffusion pattern mask on the silicon nitride layer which includes a source line diffusion mask; (c) removing portions of the silicon nitride layer not covered by the diffusion pattern mask to expose a portion of the silicon substrate; (d) removing the diffusion pattern mask; (e) using the remaining portion of the silicon nitride as a mask to grow a field oxide layer in the silicon substrate; (f) forming a poly-1 layer, an interpoly dielectric layer, and a poly-2 layer on the wafer surface; (f) forming a SAMOS (self-aligned MOS) mask which contains a plurality of SAMOS strips perpendicular to the poly-1 strips, followed by SAMOS etching to form a plurality of stacked gates. The source diffusion mask is formed to have such a predetermined width that the field oxide layer is formed to contain bird beaks which merge with each other to form an interconnected field oxide bird's beak. Further, the interconnected field oxide bird's beak is formed to be thicker than the thickness of the interpoly dielectric layer so as to protect the portion of the silicon substrate not covered by the poly-1 strips from being trenched during the SAMOS etching process.

REFERENCES:
patent: 4114255 (1978-09-01), Salsbury et al.
patent: 5372963 (1994-12-01), Mori
patent: 5432109 (1995-07-01), Yamada
patent: 5950085 (1999-09-01), Kojima et al.
patent: 5950086 (1999-09-01), Takahashi et al.
patent: 5976927 (1999-11-01), Hsich et al.
patent: 5998262 (1999-12-01), Chen

Affiliated with

Also associated with

Rating

Method of making self-aligned flash memory cell to prevent sourc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making self-aligned flash memory cell to prevent sourc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making self-aligned flash memory cell to prevent sourc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1962884