Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-10-05
2003-07-22
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S287000, C438S591000
Reexamination Certificate
active
06596590
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a nonvolatile semiconductor memory device and, more particularly, to a multi-level type nonvolatile semiconductor memory device for storing data of not smaller than 2 bits (=4 values) in a memory cell.
2. Description of the Related Art
Accompanying an increase in the number of functions of various portable electronic devices and home appliances, an increasing importance has been placed on the technology for integrating a logic LSI as represented by a one-chip microcomputer with a nonvolatile semiconductor memory device which maintains the data stored even when a connection to the power supply is broken.
In general, nonvolatile semiconductor memories can be represented by an EEPROM (electrically erasable and programmable read only memory) that can electrically rewrite and erase data and a flash memory that can electrically erase data at one time. Both the EEPROM and the flash memory use basically the same MOS-type memory cell structure. That is, they have a structure in which an electrically insulated floating gate is formed on a gate-insulating film (generally, an oxide film) formed on a channel region between a pair of impurity-diffused regions (source and drain) formed in a semiconductor substrate, and a control gate (gate electrode) is provided thereon via an insulating film. In such nonvolatile memories of the MOS type, a predetermined voltage is applied to the control gate to apply an intense electric field relative to the channel region, so that the floating gate captures an electric charge so as to be electrically charged into a predetermined type of conduction thereby to store the data. When the electric charge in the floating gate is removed, the initial state is resumed and the data is erased.
A polysilicon film is typically used as a floating gate, but it has been known that the same effect can also be obtained even by using a silicon nitride film instead of the polysilicon film. That is, the device can be electrically charged into a predetermined type of conduction (in other words, data is stored) by causing the electric charge captured at the capturing center (trap) to exit in the interface between the gate oxide film and the silicon nitride film formed on the gate oxide film. A nonvolatile memory of the MNOS (metal-nitride-oxide semiconductor) type is one obtained by forming a control gate electrode on the silicon nitride film.
In the MNOS-type nonvolatile memory, however, the silicon nitride film for capturing the electric charge is in contact with the control gate electrode and causes a problem in that the electric charge accumulated in the silicon nitride film can easily leak. In order to cope with this problem, there was devised a nonvolatile memory of the MONOS (metal-oxide-nitride-oxide semiconductor) type obtained by forming an insulating film (generally, an oxide film) between the silicon nitride film and the control gate electrode.
Owing to the technology for integration, in recent years, there have been developed transistors having a gate electrode measuring not larger than 1 &mgr;m. In the EEPROM, too, floating gates and control gates can be formed in fine sizes. At present, however, the technology has been accompanied by a limit of from 0.35 &mgr;m to 0.5 &mgr;m from the standpoint of mass production.
As another form of increasing the degree of integration, furthermore, a multi-level type nonvolatile semiconductor memory (multi-value memory) has been developed, which is so constituted that an increased amount of data is stored in a memory cell instead of finely forming the elements. In the multi-value memory, the amount of electric charge accumulated in the floating gate is adjusted in order to control the threshold value of the memory depending upon the data that are to be stored. In a heretofore known binary memory (in which each memory cell stores data of “1” or “0”), when, for example, an electric charge is accumulated in the floating gate, the threshold value of the memory cell becomes not smaller than 4 V, and no drain current flows when a voltage of 3 V is applied to the control gate, a voltage of 5 V is applied to the drain region and a voltage of 0 V is applied to the source region. When no electric charge is accumulated in the floating gate, however, the threshold value of the memory cell becomes not larger than 1 V and a drain current flows. In a multi-value memory, for example, in the case of a quaternary memory, the data is stored by controlling the threshold voltage of the memory cell to be 0.5 V, 1.5 V, 2.5 V and 3.5 V. The multi-value memories include those of the floating gate type, MNOS type, MONOS type and the like.
However, a limitation is imposed on increasing the values; i.e., the reliability decreases if data are stored in too large amounts in a memory cell.
To increase the values by using the above-mentioned MONOS-type nonvolatile memory, furthermore, a voltage applied to the gate electrode is suitably changed to adjust the amount of electric charge captured by the silicon nitride film to thereby realize memory states of many stages depending upon the amount of electric charge that is captured.
As the thickness of the film (silicon nitride film in this case) for capturing electric charge decreases, however, the amount of electric charge that is captured undergoes a large change, and depends upon a slight change in the voltage applied to the gate electrode, making it very difficult to adjust the amount of electric charge that is captured. Moreover, the stored data is detected through a slight difference in the amount of electric charge that is captured and, hence, even a slight leakage of charge from the trap gives rise to the occurrence of data corruption.
As prior art that has heretofore been known, furthermore, Japanese Unexamined Patent Publication (Kokai) No. 5-55596 discloses a MONOS-type nonvolatile memory equipped with many laminated films obtained by alternatingly forming silicon oxide films and silicon nitride films one upon the other to capture the electric charge. This nonvolatile memory is able to maintain reliability for extended periods of time by enhancing its performance for holding electric charge. However, the art disclosed here does not teach storing data on many levels.
As another prior art, Japanese Unexamined Patent Publication (Kokai) No. 9-74146 discloses a nonvolatile memory of the MONOS structure having a silicon nitride film sandwiched between two silicon oxide films to accumulate the electric charge between the control gate and the semiconductor substrate. In this nonvolatile memory, a voltage applied to the control gate is changed to adjust the amount of electric charge accumulated in the silicon nitride film thereby to store multi-value data depending upon the amount of electric charge that is accumulated. However, the memory cell disclosed here has only one silicon nitride film that works to accumulate the electric charge. It is therefore likely that the amount of electric charge accumulated in the silicon nitride film undergoes a change to a large extent, making it difficult to adjust the amount of electric charge that is accumulated.
As a further prior art, Japanese Unexamined Patent Publication (Kokai) No. 8-235886 discloses technology for storing data of three or more values in a memory cell having a charge-accumulating layer in a nonvolatile memory of the floating gate-type or the MNOS-type. Even in the technology disclosed here, however, there is provided only one floating gate layer or a silicon nitride film for accumulating the electric charge, from which it is considered that it will be difficult to adjust the amount of electric charge that is accumulated causing a fluctuation in the accumulated amount of electric charge as described above.
As a still further prior art, Japanese Unexamined Patent Publication (Kokai) No. 7-273227 discloses a nonvolatile memory of a structure equipped with two floating gate layers to accumulate electric charge between the control gate and the channel region. In th
Miura Hirotomo
Sato Yasuo
Chaudhari Chandra
Connolly Bove & Lodge & Hutz LLP
Hume Larry J.
Nippon Steel Corporation
LandOfFree
Method of making multi-level type non-volatile semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making multi-level type non-volatile semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making multi-level type non-volatile semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3014686