Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-08-29
2006-08-29
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S593000
Reexamination Certificate
active
07098106
ABSTRACT:
By arranging floating spacer and gate non-volatile memory transistors in symmetric pairs, increased chip density may be attained. For each pair of such transistors, the floating gates are laterally aligned with floating spacers appearing on laterally outward edges of each floating gate. At laterally inward edges, the two transistors share a common source electrode. The transistors are independent of each other except for the shared source electrode. Tunnel oxide separated the floating spacer from the floating gate, but both the spacer and the gate are maintained at a common potential, thereby providing dual paths for charge exiting the tunnel oxide, as the charge is propelled by a programming voltage. The pairs of transistors can be aligned in columns with the direction of the columns orthogonal to the direction of the pairs, thereby forming a memory array.
REFERENCES:
patent: 4814594 (1989-03-01), Drexler
patent: 4931847 (1990-06-01), Corda
patent: 5108939 (1992-04-01), Manley et al.
patent: 5796139 (1998-08-01), Fukase
patent: 6074914 (2000-06-01), Ogura
patent: 6190964 (2001-02-01), Winters
patent: 6468863 (2002-10-01), Hsieh et al.
patent: 6479351 (2002-11-01), Lojek et al.
patent: 6486032 (2002-11-01), Lin et al.
patent: 6563733 (2003-05-01), Liu et al.
patent: 6597047 (2003-07-01), Arai et al.
patent: 11186416 (1997-12-01), None
patent: 11154712 (1999-06-01), None
Atmel Corporation
Perkins Pamela E
Schneck Thomas
Schneck & Schneck
LandOfFree
Method of making mirror image memory cell transistor pairs... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making mirror image memory cell transistor pairs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making mirror image memory cell transistor pairs... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3700010