Method of making logic devices

Details Method of making logic devices Method of making logic devices

2000-06-21

2003-12-09

Tu, Christine T. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

06662328

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to methods of manufacturing and testing logic devices.
BACKGROUND OF THE INVENTION
Many current methods of testing logic devices, such as embedded microprocessors, have been used commercially. One such method is known as scan testing. During scan testing at clock speeds approaching or at the processor speed, it has been historically difficult to diagnose propagation delay failures using certain types of testing patterns, such as stuck-at testing patterns. In addition, due to the large number of elements on many logic devices, it is very difficult to efficiently test all logic combinations. One technique to address this issue, is to selectively test some, but not all, logic combinations of the logic device. However, it would be more desirable to test all logic combinations to improve robustness and quality of the logic device. Another diagnostic testing method for logic devices uses hardware equipment such as microprobes or electronic beam equipment. However, such hardware methods can be expensive and time consuming. Further, in certain cases, these hardware testing methods may not be useful due to physical limitations of an integrated circuit including the logic device under test and limitations of the physical hardware equipment.
Accordingly, there is a need for an improve d method of making and testing logic devices.


REFERENCES:
patent: 4853928 (1989-08-01), Williams
patent: 5254942 (1993-10-01), D'Souza et al.
patent: 5574853 (1996-11-01), Barch et al.
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5633606 (1997-05-01), Gaudet et al.
patent: 5684808 (1997-11-01), Valind
patent: 5793777 (1998-08-01), Kundu
patent: 5937154 (1999-08-01), Tegethoff
patent: 6014763 (2000-01-01), Dhong et al.
patent: 6026225 (2000-02-01), Iwasaki
patent: 6286119 (2001-09-01), Wu et al.
“Scan Synthesis User Guide”; Synopsys, Oct. 1999.*
Fechser, “A Methodology for Debugging ASIC Prototypes in the Field”; IEEE Design and Test of Computers, 1991.*
Strojwas, “Design for Manufacturability and Yield”, IEEE DAC, 1989.*
Engel et. al, “Design Methodology for IBM ASIC products”, IBM Research Journal, Jul. 1996.*
Gillis et al., “Test methodologies and design automation for IBM ASICs”, IBM Research Journal, Jul. 1996.*
Sayah et al., “Design Planning for high-performance ASICs”, IBM Research Journal, Jul. 1996.*
Ulrich et al., “High-Speed concurrent Fault Simulation with Vectors and Scalars”, IDAC 1980.*
Granson et al., “Digital Test Generation and Design for Testability”, DAC 1980.

Affiliated with

Also associated with

Rating

Method of making logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making logic devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3179399