Method of making a semiconductor memory device having a buried p

Details Method of making a semiconductor memory device having a buried p Method of making a semiconductor memory device having a buried p

1998-02-11

2000-08-22

Booth, Richard

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438392, H01L 218242, H01L 2120

Patent

active

061071358

ABSTRACT:
A method of forming a buried plate electrode for a trench capacitor of a semiconductor memory device is provided. Trenches are formed in a semiconductor substrate and a dopant source film is formed on the sidewalls and bottom walls of the trenches. A resist is formed on the dopant source film which fills in the trenches. The resist is recessed to remain in the trenches at a level which is below the surface of the semiconductor substrate. Impurities are implanted into the semiconductor substrate using the recessed resist as a block mask. The dopant source film is etched using the recessed resist as an etching mask and the recessed resist is then removed. The implanted impurities and dopants from the dopant source film are diffused into the semiconductor substrate to form a buried plate electrode.

REFERENCES:
patent: 4569701 (1986-02-01), Oh
patent: 4755486 (1988-07-01), Treichel et al.
patent: 4782036 (1988-11-01), Becker et al.
patent: 4889492 (1989-12-01), Barden et al.
patent: 4906590 (1990-03-01), Kanetaki et al.
patent: 4994409 (1991-02-01), Yoon et al.
patent: 4996168 (1991-02-01), Ozaki et al.
patent: 4999312 (1991-03-01), Yoon
patent: 5106774 (1992-04-01), Hieda et al.
patent: 5120677 (1992-06-01), Wakamatsu
patent: 5173440 (1992-12-01), Tsunashima et al.
patent: 5182224 (1993-01-01), Kim et al.
patent: 5202279 (1993-04-01), Chung et al.
patent: 5264716 (1993-11-01), Kenney
patent: 5324686 (1994-06-01), Tsunashima
patent: 5348905 (1994-09-01), Kenny
patent: 5614431 (1997-03-01), DeBrosse
patent: 5618751 (1997-04-01), Golden et al.
patent: 5656535 (1997-08-01), Ho et al.
L. Nesbit, et al., A 0.6 .mu.m .sup.2 256Mb Trench DRAM Cell With Self-Aligned BuriEd Strap (BEST), IEEE, 1 pg., (1993).

Affiliated with

Also associated with

Rating

Method of making a semiconductor memory device having a buried p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a semiconductor memory device having a buried p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor memory device having a buried p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-580026