Method of making a self-aligned ferroelectric memory transistor

Details Method of making a self-aligned ferroelectric memory transistor Method of making a self-aligned ferroelectric memory transistor

2001-10-16

2004-01-06

Zarabian, Amir (Department: 2822)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S230000, C438S003000, C438S239000, C438S253000, C438S396000

Reexamination Certificate

active

06673664

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to the fabrication of high density integrated non-volatile memory devices, and specifically to the fabrication of a self-aligned ferroelectric memory transistor
BACKGROUND OF THE INVENTION
MFMOS ferroelectric devices have desirable characteristics as memory transistors, however, one of the most difficulties processes in MFMOS ferroelectric memory transistor fabrication is the step of etching the bottom electrode. The bottom electrode has to be selectively etched without etching through the thin oxide layer, typically located under the bottom electrode, and into the silicon substrate. The oxide layer underlying the bottom electrode may be either silicon dioxide, or a suitable high-k insulator. If the underlying substrate is inadvertently etched, it is impossible to form a good source/drain junction having adequate connections to the conductive channel of the transistor.
SUMMARY OF THE INVENTION
A method of making a self-aligned ferroelectric memory transistor includes preparing a substrate, including forming a p-well, depositing a first dielectric layer over the p-well, and forming a layer of n+ polysilicon over the first dielectric layer; forming shallow trenches for use in a shallow trench isolation process, wherein the shallow trenches extend through the polysilicon, the first dielectric layer, and about 500 nm of the substrate; depositing silicon oxide in the shallow trenches; removing the polysilicon except in active areas; depositing a bottom electrode on the polysilicon; forming a gate stack, including: depositing a layer of silicon nitride; selectively etching the silicon nitride, the bottom electrode and the polysilicon; selectively etching the polysilicon to the level of the first dielectric layer; and implanting and activating ions to form a source region and a drain region; depositing a layer of silicon oxide, wherein the silicon oxide layer is between about 1.5 to 2.0 times the thickness of the gate stack; planarizing the silicon oxide layer to the level of the silicon nitride; removing the silicon nitride; forming a sidewall barrier layer by depositing a layer of barrier metal in a thickness of between about 5 nm to 30 nm; depositing a layer of ferroelectric material forming a top electrode structure on the ferroelectric material; and finishing the structure, including passivation, oxide depositing and metallization.
It is an object of the invention to provide a method fabricating a self-aligned MFMOS ferroelectric memory transistor.
Another object of the invention is to construct a ferroelectric stack and associated electrodes without contaminating the underlying structures.
This summary and objectives of the invention are provided to enable quick comprehension of the nature of the invention. A more thorough understanding of the invention may be obtained by reference to the following detailed description of the preferred embodiment of the invention in connection with the drawings.


REFERENCES:
patent: 5147811 (1992-09-01), Sakagami
patent: 5739563 (1998-04-01), Kawakubo et al.
patent: 5907762 (1999-05-01), Evans et al.
patent: 5962884 (1999-10-01), Hsu et al.
patent: 6072221 (2000-06-01), Hieda
patent: 6083791 (2000-07-01), Bergemont
patent: 6114724 (2000-09-01), Ratnakumar
patent: 6136643 (2000-10-01), Jeng et al.
patent: 6200856 (2001-03-01), Chen
patent: 6251763 (2001-06-01), Inumiya et al.
patent: 6281535 (2001-08-01), Ma et al.
patent: 6329248 (2001-12-01), Yang
patent: 6515338 (2003-02-01), Inumiya et al.
patent: 6534374 (2003-03-01), Johnson et al.
patent: 6607952 (2003-08-01), Yagishita et al.

Affiliated with

Also associated with

Rating

Method of making a self-aligned ferroelectric memory transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a self-aligned ferroelectric memory transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a self-aligned ferroelectric memory transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3208053