Method of making a fully-dielectric-isolated fet

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438489, 438300, 438295, H01L 2100

Patent

active

057733287

ABSTRACT:
A field-effect transistor structure wherein a single patterned thin film semiconductor layer: is monocrystalline, and epitaxially matched to and dielectrically isolated from an underlying body region, in channel locations; and is polycrystalline in source/drain locations which abut said channel locations.

REFERENCES:
patent: 4420870 (1983-12-01), Kimura
patent: 4487639 (1984-12-01), Lam et al.
patent: 4863878 (1989-09-01), Hite et al.
patent: 4874716 (1989-10-01), Rao
patent: 5091334 (1992-02-01), Yamazaki et al.
patent: 5527724 (1996-06-01), Brady et al.
patent: 5554547 (1996-09-01), Ha
patent: 5614433 (1997-03-01), Mandelman
Cao et al., "Low Pressure Chemical Vapor Deposition of Si.sub.1-x Ge.sub.x Films in SiO.sub.2, " 143 J. Electrochem. Soc. 1566 (1995).
Isihkawa et al., "Formation mechanisms of discoloration and Si island low-energy Simox," B91 Nuclear Instruments & Metohds in Physics Researcg B 520 (1994).
Li et al., effects of dose and target temperature on low energy Simox layers, 140 J. Electrochemical Society 1780 (1993).
Nejim et al., "Direct formation of device worthy thin film Simox structures by low energy oxygen implantation," 822 (1993) B80-81 Nuclear Instruments & Methods in Physics Research B.
Li et al., "The effects of dose and target temperature on low energy Simox layers," Proceedings of the Fifth International Symposium on Silicon-on-Insulator Technology and Devices 368 (1992).
Reimbold et al., "Aging analysis of nMOS of a 1.3-.mu.m partially depleted Simox SOI technology comparison with a 1.3-.mu.m bulk technology," 40 IEEE Trans'ns Electron Devices 364 (1993).
Usami et al., "Evaluation of bonding silicon-on-insulator films with deep-level transient spectroscopy measurements,"E75-C IEICE Trans'ns Electronics 1049 (1992).
Takao et al., "Low-power and high-stability SRAM technology using a laser-recrystallized p-channel SOI MOFET," 39 IEEE Tran'ns Electron Devices 2147 (1992).
Nakashima et al.., "Buried oxide layers formed by low-dose oxygen implantation," 7 J. Materials Research 788 (1992).
Barklie et al., "E'.sub.1 cnetres in buried oxide layers formed by oxygen ion implantation into silicon," B65 Nuclear Instruments & Methods in Physics Research B 93 (1992).
Bae et al., "The effects of annealing conditions on the characteristics of Simox SOIU," 28A J. Korean Institute of Telematics and Electronics 54 (1991).
Visitserngtrakul et al., "Mechanisms of defect formation and evolution in oxygen implanted silicon-on-insulator material," in Microscopy of Semiconducting Materials 1989 at 557.
Lacquet et al., "Ultraviolet reflectance of room temperatures nitrogen implanted silicon (SOI)," 1989 IEEE SOS/SOI Technology Conference at 110.
Fechner et al., "Physical characterization of low defect Simox materials," 1989 IEEE SOS/SOI Technology Conference at 70.
De Veirman et al., "Defects in high-dose oxygen implanted silicon," 38-41 Materials Science Forum 207 (1989).
Cristoloveanu, "Electrical evaluation of Simox material and integrated device," in Silicon-on-Insulator and Buried Metals in Semiconductors at 335 (ed. Sturm et al. 1988).
Scanlon et al., "Evidence fo oxygen concentration changes induced by low-temperature 0-18 implantation into a Simox buried-oxide layer," in Silicon-on-Insulator and Buried Metals in Semiconductors at 141 (ed. Sturm et al. 1988).
de Veirman et al., "HVEM and electrical characterisation of Simox Stuctures," in Silicon-on-Insulator and Buried Metals in Semiconductors at 129 (ed. Sturm et al. 1988).
Nieh et al., "Formation of buried oxide in MeV oxygen implanted silicon," in Silicon-on-Insulator and Buried Metals in Semiconductors at 73 (ed. Sturm et al. 1988).
Sioshansi et al., "Processing Simox wafer below the critical temperature," in Silicon-on-Insulator and Buried Metals in Semiconductors at 67 (ed. Sturm et al. 1988).
Stoemenas, "Silicon on Insulator Obtained bu High Dose Oxygen Implantation, Microstructure, and Formation Mechanism," 142 J. Electrochem. Soc. 1248 (1995).
Auberton-Herve et al., "SOI substrates for low-power LSIs," Solid States Technology, Mar. 1995, at 87.
Tukune, et al., "Spontaneous Polysilicon and Epitaxial Silicon Deposition," 142 J. Electrochem. Soc. (1995).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of making a fully-dielectric-isolated fet does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making a fully-dielectric-isolated fet, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a fully-dielectric-isolated fet will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1858416

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.