Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-03-14
1999-10-05
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438964, 438764, H01L 218242
Patent
active
059638044
ABSTRACT:
A silicon structure is formed that includes a free-standing wall having opposing roughened inner and outer surfaces using ion implantation and an unimplanted silicon etching process which is selective to implanted silicon. In general, the method provides a recess in a layer of insulating material into which a polysilicon layer is formed. A layer of HSG or CSG polysilicon is subsequently formed on the polysilicon layer, after which ions are implanted into both the layer of HSG or CSG polysilicon and the underlying polysilicon layer. The aforementioned selective etching process is then conducted to result in a relatively unimplanted portion being etched away and a highly implanted portion being left standing to form the free-standing wall. The free-standing wall has an inner surface that is roughened by the layer of HSG or CSG polysilicon. The free-standing wall also has a roughened outer surface to which has been transferred a near-impression image topography of the opposing inner surface. The near-impression image topography of the outer and inner surfaces are due to the grains of the layer of HSG or CSG polysilicon which, during ion implantation and selective etching, transfer the topography of the inner surface to the outer surface so as to also roughened the outer surface. One preferred etching process uses an etchant comprising a selected volume of tetramethyl ammonium hydroxide in solution, which etches unimplanted silicon up to 60 times faster than implanted silicon. A capacitor storage node formed with the method has an increased surface area electrically connected with an underlying silicon substrate.
REFERENCES:
patent: 4093503 (1978-06-01), Harris et al.
patent: 4571817 (1986-02-01), Birritella et al.
patent: 5358908 (1994-10-01), Reinberg et al.
patent: 5484740 (1996-01-01), Cho
patent: 5554557 (1996-09-01), Koh
patent: 5658381 (1997-08-01), Thakur et al.
U. Schnakenberg et al., TMAHW Etchants For Silicon Micromachining, 91CH2817-5/91/000-0815, IEEE, 815-818, 1991.
G. L. Kuhn et al., Thin Silicon Film on Insulating Substrate, J. Electrochem. Soc. Solid State Science and Technology, vol. 120, No. 11, 1563-1566, 1973.
Super Q Etch, Olin Electronic Materials, Olin Corporation, Chandler, AZ (1993).
Box Cell, Toshiba.
Figura Thomas A.
Li Li
Wu Zhiquiang
Micro)n Technology, Inc.
Tsai Jey
LandOfFree
Method of making a doped silicon structure with impression image does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a doped silicon structure with impression image, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a doped silicon structure with impression image will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1182489