Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of...
Reexamination Certificate
2002-08-22
2004-06-01
Niebling, John (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
C438S780000, C438S781000, C438S789000, C438S790000, C438S579000, C427S489000, C427S503000
Reexamination Certificate
active
06743737
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
The present invention relates to the fabrication of integrated circuits. More particularly, the invention relates to a process and apparatus for treating dielectric layers deposited on a substrate.
2. Background of the Invention
One of the primary steps in the fabrication of modern semiconductor devices is the formation of metal and dielectric films on a substrate by chemical reaction of gases. Such deposition processes are referred to as chemical vapor deposition or CVD. Conventional thermal CVD processes supply reactive gases to the substrate surface where heat-induced chemical reactions take place to produce a desired film. The high temperatures at which some thermal CVD processes operate can damage device structures having layers previously formed on the substrate. A preferred method of depositing metal and dielectric films at relatively low temperatures is plasma-enhanced CVD (PECVD) techniques such as described in U.S. Pat. No. 5,362,526, entitled “Plasma-Enhanced CVD Process Using TEOS for Depositing Silicon Oxide”, which is incorporated by reference herein. Plasma-enhanced CVD techniques promote excitation and/or disassociation of the reactant gases by the application of radio frequency (RF) energy to a reaction zone near the substrate surface, thereby creating a plasma of highly reactive species. The high reactivity of the released species reduces the energy required for a chemical reaction to take place, and thus lowers the required temperature for such PECVD processes.
Semiconductor device geometries have dramatically decreased in size since such devices were first introduced several decades ago. Since then, integrated circuits have generally followed the two year/half-size rule (often called Moore's Law), which means that the number of devices that will fit on a chip doubles every two years. Today's fabrication plants are routinely producing devices having 0.35 &mgr;m and even 0.18 &mgr;m feature sizes, and tomorrow's plants soon will be producing devices having even smaller geometries.
In order to further reduce the size of devices on integrated circuits, it has become necessary to use conductive materials having low resistivity and insulators having low k (dielectric constant <4.0) to reduce the capacitive coupling between adjacent metal lines. Liner/barrier layers have been used between the conductive materials and the insulators to prevent diffusion of byproducts such as moisture onto the conductive material as described in International Publication Number WO 94/01885. For example, moisture that can be generated during formation of a low k insulator readily diffuses to the surface of the conductive metal and increases the resistivity of the conductive metal surface. A barrier/liner layer formed from conventional silicon oxide or silicon nitride materials can block the diffusion of the byproducts. However, the barrier/liner layers typically have dielectric constants that are significantly greater than 4.0, and the high dielectric constants result in a combined insulator that does not significantly reduce the dielectric constant.
FIG. 1A
illustrates a PECVD process for depositing a barrier/liner layer as described in International Publication Number WO 94/01885. The PECVD process deposits a multi-component dielectric layer wherein a silicon dioxide (SiO
2
) liner layer
2
is first deposited on a patterned metal layer having metal lines
3
formed on a substrate
4
. The liner layer
2
is deposited by a plasma enhanced reaction of silane (SiH
4
) and nitrous oxide (N
2
O) at 300° C. A self-planarizing low k dielectric layer
5
is then deposited on the liner layer
2
by reaction of a silane compound and a peroxide compound. The self-planarizing layer
5
retains moisture that is removed by curing at an elevated temperature. The liner layer
2
is an oxidized silane film that has effective barrier properties when deposited in a manner which provides a dielectric constant of at least 4.5. The dielectric constant of the oxidized silane film can be decreased to about 4.1 by altering process conditions in a manner that decreases moisture barrier properties of the film. Conventional liner layers, such as Si
3
N
4
, have even higher dielectric constants, and the combination of low k dielectric layers with high k dielectric liner layers can provide little or no improvement in the overall stack dielectric constant and capacitive coupling.
As shown in
FIG. 1B
, WO 94/01885 further describes an optional SiO
2
cap layer
6
that is deposited on the low k dielectric layer
5
by the reaction of silane and N
2
O. The cap layer
6
is also an oxidized silane film that has good barrier properties when deposited in a manner that provides a dielectric constant of about 4.5. Both the liner layer
2
and the cap layer
6
have a dielectric constant greater than 4.5 and the high dielectric constant layers substantially detract from the benefit of the low k dielectric layer
5
.
As devices get smaller, liner layers and cap layers having high dielectric constants contribute more to the overall dielectric constant of a multi-component dielectric layer. Furthermore, known low k dielectric materials generally have low oxide content which makes the material inadequate as an etch stop layer during etching of vias and/or interconnects. Silicon nitride has been the etch stop material of choice for making interconnect lines in low k dielectric materials. However, the silicon nitride has a relatively high dielectric constant (dielectric constant of about 7) compared to the surrounding low k dielectric layers. It has also been discovered that the silicon nitride may significantly increase the capacitive coupling between interconnect lines, even when an otherwise low k dielectric material is used as the primary insulator. This may lead to crosstalk and/or resistance-capacitance (RC) delay that degrades the overall performance of the device. Thus, the silicon nitride etch stop layers are typically removed after etching of the underlying dielectric layers.
Ideally, a low k dielectric layer having both good barrier properties for use as a liner layer and sufficient oxide content for use as an etch stop could be identified and deposited in the same chambers as existing low k dielectric materials. Such barrier layers would not increase the overall dielectric constant of the dielectric layers, and such an etch stop layer would not have to be removed after etching the underlying layers.
U.S. Pat. No. 5,554,570 describes barrier layers for use with thermal CVD silicon oxides wherein an organosilane having a C—H group is oxidized instead of silane to increase the density of deposited films and to improve adhesion between the layers. For example, a thermal CVD layer produced from tetraethoxysilane (TEOS) and ozone, may be deposited between PECVD silicon oxide films produced from an organosilicon and N
2
O or O
2
. The barrier layers described in the '570 patent are preferably dense silicon oxide layers having low carbon contents. The dense layers are deposited using 400 W of high frequency RF power although the use of low frequency RF power is asserted to improve film stress. The barrier layers are preferably produced from alkoxysilanes or chlorinated alkylsilanes and N
2
O to reduce carbon content and increase the density of the layers.
The moisture resistance of silicon oxide films can be improved by exposure to surfactants prior to deposition of subsequent layers. The use of surfactants for treatment of silicon oxide films is described in, for example, Sol-Gel Science, by C J Brinker and G W Scherer, Academic Press, 1990.
There remains a need for dielectric layers having low dielectric constants and good moisture barrier properties for use in integrated circuits.
SUMMARY OF THE INVENTION
The present invention provides a method and apparatus for treating a deposited silicon oxide-based layer having a low dielectric constant to improve moisture resistance. The deposited silicon oxide-based layer is exposed to water or a hy
Cheung David
Chopra Nasreen Gazala
Lu Yung-Cheng
Mandal Robert
Moghadam Farhad
Applied Materials Inc.
Luk Olivia T
Moser Patterson & Sheridan
Niebling John
LandOfFree
Method of improving moisture resistance of low dielectric... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of improving moisture resistance of low dielectric..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of improving moisture resistance of low dielectric... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3340420