Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1998-08-21
2001-02-06
Zarabian, Amir (Department: 2824)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S211000, C438S258000, C438S981000
Reexamination Certificate
active
06184093
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to semiconductor integrated circuits and their manufacture. The invention is illustrated in an example with regard to the manufacture of a read only memory (“ROM”) cell, and more particularly to the manufacture of a flash electrically-erasable programmable read only memory (“Flash EEPROM”) cell, but it will be recognized that the invention has a wider range of applicability. Merely by way of example, the invention may be applied in the manufacture of other semiconductor devices such as mask ROMs, microcontrollers, microprocessors (“MICROs”), digital signal processors (“DSPs”), application specific integrated circuits, among others.
Read only memories (ROMs) and various methods of their manufacture are known in the art. In the fabrication of a ROM, particularly an EEPROM, it is necessary to fabricate a storage cell that maintains data after the applied power is turned off, that is, a storage cell having almost permanent data characteristics. The storage cells are generally mass data storage files where each cell corresponds to the presence or absence of a stored charge on a “floating” gate of a storage cell transistor. Specifically, the storage cell includes at least two conducting layers—one conducting layer is the floating gate of the storage cell transistor, and another conducting layer is the control gate for control of the cell operation—which may be, for example, polysilicon. In a typical device, the floating gate is formed on a thin gate oxide formed on the substrate, and the control gate is located above the floating gate. In such a device, the control gate and floating gate are isolated each other by a thin dielectric layer known as an “interpoly oxide”, which may typically be composed of oxide
itride/oxide (“ONO”). In some typical EEPROMs, data is programmed into the cells by applying a high voltage to the control gate to inject hot electrons (or tunnel electrons in some devices) into the floating gate. The process of programming data is often called coding. In coding, the charge is transferred from the silicon substrate through the thin gate oxide layer to the floating gate.
In typical EEPROMs, especially for flash EEPROMs, two different gate oxide thicknesses are required for optimized device performance. In such devices, it is critical to grow a high-quality, thin gate oxide (used as a tunneling oxide) in the storage cell and a thick gate oxide in transistors in the periphery of the storage cell region in order to provide high driving capability for higher speed. Controlling the thickness of the thin gate oxide is crucial, especially since design rules for devices with gates are becoming increasingly smaller and require thinner gate oxides. However, because high-voltage supplies are used, thicker gate oxides at the periphery and the storage cell region are needed to maintain device quality and reliability after long-term high voltage stress from the high voltages (e.g., up to or greater than +12V) generated through a pumping circuit for the storage cell coding and/or erase. Therefore, implementing different gate oxide thicknesses in EEPROM devices is an important aspect of the fabrication of high performance devices.
Prior art methods for forming different gate oxide thicknesses in ROMs have typically involved the use of photoresist in combination with either a dry or wet etch step. First, a thick gate oxide is grown on a silicon substrate and masked with a photoresist. The photoresist used makes physical contact with and masks a portion of the thick gate oxide, while the etch step removes some of the gate oxide to provide a thinner gate oxide. Such photoresist typically contains many contaminants which degrade the ability of the thick gate oxide to resist long-term high voltage stresses. Moreover, use of a dry etch creates the possibility of over-etching in some portions of the gate oxide down to the silicon substrate to damage the substrate and degrade the quality of the gate oxide layer. Even if the dry etch does not over-etch, the use of a dry etch may also present problems for gate oxide quality and oxide thickness control.
From the above it is seen that an improved method of fabricating semiconductor ROM devices with a reliable, high-quality gate oxide having different thicknesses is often desired. Further, improved methods are needed which are able to provide with adequate thickness control high-quality gate oxides, especially for increasingly smaller device dimensions, that are sufficiently thin in certain regions such as in the cell regions and in periphery regions and thicker in other regions such as periphery regions.
SUMMARY OF THE INVENTION
The present invention provides an improved method and resulting structure for an integrated circuit device. In particular, the present invention provides an improved ROM integrated circuit and method of manufacture therefor.
According to an embodiment, the present invention provides a method of forming a semiconductor device. The method includes the steps of providing a semiconductor substrate including a memory region and a periphery region, forming a first gate oxide layer having a first thickness on the semiconductor substrate, forming a first conducting layer on the first gate oxide layer, and masking and patterning the first conducting layer and the first gate oxide layer to form a first memory gate electrode in the memory region and a first periphery gate electrode in the periphery region. The method also includes the steps of forming by thermal oxidation a second gate oxide layer having a second thickness different than the first thickness, forming a second conducting layer on the second gate oxide layer, and masking and patterning the second conducting layer and the second gate oxide to form a second memory gate electrode in the memory region and a second periphery gate electrode in the periphery region.
A further aspect of the invention provides a method and resulting structure for manufacturing integrated circuits such as flash memory devices that require the use of differing gate oxide thicknesses. These flash memory devices would be fabricated in an active or cell region with an oxide layer of a first thickness. A high voltage device that programs the flash memory devices would be fabricated on a non-cell or peripheral region with an oxide layer of a second thickness, which is much thicker than the first thickness, to achieve desirable device characteristics. These oxide layers would be fabricated by way of the novel techniques described herein as applied to various flash memory cell designs. These designs include, among others, a stacked cell design, a split cell design, and the like. Further details of these flash cell designs are described in more detail below.
Benefits of the various embodiments include the ability to reduce the number of steps of forming gate oxide layers, and protecting the gate oxide layer from contacting photoresist which may include some metal materials which will decay the gate oxide.
The present invention achieves these benefits in the context of known process technology. However, a further understanding of the nature and advantages of the present invention may be realized by reference to the latter portions of the specification and attached drawings.
REFERENCES:
patent: Re. 35094 (1995-11-01), Wu et al.
patent: 5066992 (1991-11-01), Wu et al.
patent: 5202850 (1993-04-01), Jeng
patent: 5278087 (1994-01-01), Jeng
patent: 5432114 (1995-07-01), O
patent: 5440159 (1995-08-01), Larsen et al.
patent: 5445983 (1995-08-01), Hong
patent: 5493534 (1996-02-01), Mok
patent: 5587951 (1996-12-01), Jazayeri et al.
patent: 5606532 (1997-02-01), Lambrache et al.
patent: 5658812 (1997-08-01), Araki
patent: 5680346 (1997-10-01), Pathak et al.
patent: 5888869 (1999-03-01), Cho et al.
patent: 5953599 (1999-09-01), El-Diwany
patent: 5960289 (1999-09-01), Tsui et al.
patent: 6004847 (1999-12-01), Clementi et al.
Stanley Wolf, Ph.D.,Silicon Processing for the VLSI ERA, vol. II: Process Intefration, (1990), Lattice Press, pp. 634-635.
Mosel Vitelic Inc.
Pyonin Adam
Townsend and Townsend / and Crew LLP
Zarabian Amir
LandOfFree
Method of implementing differential gate oxide thickness for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of implementing differential gate oxide thickness for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of implementing differential gate oxide thickness for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2605690