Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-12-26
2006-12-26
Lindsay, Jr., Walter (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S266000
Reexamination Certificate
active
07153744
ABSTRACT:
A method of manufacturing a microelectronic device including, in one embodiment, providing a substrate having a plurality of partially completed microelectronic devices including at least one partially completed memory device and at least one partially completed transistor. At least a portion of the partially completed transistor is protected by forming a first layer over the portion of the partially completed transistor to be protected during a subsequent material removal step. A second layer is formed substantially covering the partially completed memory device and the partially completed transistor. Portions of the second layer are removed leaving a portion of the second layer over the partially completed memory device. At least a substantial portion of the first layer is removed from the partially completed transistor after the portions of the second layer are removed.
REFERENCES:
patent: 6077733 (2000-06-01), Chen et al.
patent: 6136710 (2000-10-01), Quek et al.
patent: 6174767 (2001-01-01), Chi
patent: 6225646 (2001-05-01), Gardner et al.
patent: 6261905 (2001-07-01), Chen et al.
patent: 6435942 (2002-08-01), Jin et al.
patent: 6436764 (2002-08-01), Hsieh
patent: 6436769 (2002-08-01), Kanamori
patent: 6440796 (2002-08-01), Sung
patent: 6441429 (2002-08-01), Hsieh et al.
patent: 6451654 (2002-09-01), Lin et al.
patent: 6451698 (2002-09-01), Au et al.
patent: 6451699 (2002-09-01), Gregory
patent: 6464855 (2002-10-01), Chadda et al.
patent: 6465836 (2002-10-01), Lin et al.
patent: 6465841 (2002-10-01), Hsieh et al.
patent: 6468863 (2002-10-01), Hsieh et al.
patent: 6479348 (2002-11-01), Kamal
patent: 6482700 (2002-11-01), Chen et al.
patent: 6486032 (2002-11-01), Lin et al.
patent: 6489649 (2002-12-01), Kobayashi et al.
patent: 6492231 (2002-12-01), Liu et al.
patent: 6504206 (2003-01-01), Sung et al.
patent: 6524167 (2003-02-01), Tsai et al.
patent: 6524915 (2003-02-01), Kim et al.
patent: 6528844 (2003-03-01), Hopper et al.
patent: 6531732 (2003-03-01), Sugita et al.
patent: 6531734 (2003-03-01), Wu
patent: 6534821 (2003-03-01), Hsieh et al.
patent: 6730565 (2004-05-01), Cho et al.
patent: 6855602 (2005-02-01), Chang et al.
patent: 2002/0119629 (2002-08-01), Kim et al.
patent: 2002/0142543 (2002-10-01), Lin et al.
patent: 2002/0142545 (2002-10-01), Lin
patent: 2003/0052361 (2003-03-01), Liu et al.
Chen Han-Ping
Yu Chung-Yi
Haynes and Boone LLP
Lindsay, Jr. Walter
LandOfFree
Method of forming self-aligned poly for embedded flash does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming self-aligned poly for embedded flash, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming self-aligned poly for embedded flash will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3702056