Semiconductor device manufacturing: process – Forming schottky junction – Using platinum group metal
Reexamination Certificate
2005-10-11
2010-02-16
Luu, Chuong A. (Department: 2892)
Semiconductor device manufacturing: process
Forming schottky junction
Using platinum group metal
C438S630000, C438S649000, C438S655000
Reexamination Certificate
active
07662707
ABSTRACT:
Methods of forming metal silicide layers in a semiconductor device are provided in which a first metal silicide layer may be formed on a substrate, where the first metal silicide layer comprises a plurality of fragments of a metal silicide that are separated by one or more gaps. A conductive material is selectively deposited into at least some of the gaps in the first metal silicide layer in order to electrically connect at least some of the plurality of fragments.
REFERENCES:
patent: 4080719 (1978-03-01), Wilting
patent: 5646070 (1997-07-01), Chung
patent: 6713378 (2004-03-01), Drynan
patent: 6864178 (2005-03-01), Kim
patent: 6964901 (2005-11-01), Pontoh et al.
patent: 7045408 (2006-05-01), Hoffmann et al.
patent: 2002/0197838 (2002-12-01), Chittipeddi et al.
patent: 2003/0011035 (2003-01-01), Komatsu
patent: 2004/0084746 (2004-05-01), Kim et al.
patent: 10-233371 (1998-09-01), None
patent: 10-0399357 (2003-09-01), None
Choi Gil-Heyun
Jung Eun-Ji
Jung Sug-Woo
Kim Hyun-Su
Yun Jong-Ho
Luu Chuong A.
Myers Bigel & Sibley & Sajovec
Samsung Electronics Co,. Ltd.
LandOfFree
Method of forming relatively continuous silicide layers for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming relatively continuous silicide layers for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming relatively continuous silicide layers for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4193073