Method of forming on-chip decoupling capacitor by...

Details Method of forming on-chip decoupling capacitor by... Method of forming on-chip decoupling capacitor by...

2006-04-25

2006-04-25

Nguyen, Cuong (Department: 2811)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S244000, C438S250000, C438S238000, C438S003000

Reexamination Certificate

active

07033882

ABSTRACT:
On-chip decoupling capacitor structures, and methods of fabricating such decoupling capacitors are disclosed. On-chip decoupling capacitors help to reduce or prevent L di/dt voltage droop on the power grid for high surge current conditions. The inclusion of one or more decoupling capacitors on a chip, in close proximity to the power grid conductors reduces parasitic inductance and thereby provides improved decoupling performance with respect to high frequency noise. In one embodiment of the present invention, a capacitor stack structure is inserted between metal interconnect layers. Such a capacitor stack may consist of a bottom electrode/barrier; a thin dielectric material having a high dielectric constant; and a top electrode/barrier. In an alternative embodiment, the bottom electrode and/or bottom metal interconnect layer have three dimensional texture to increase the surface area of the capacitor. An illustrative method embodying the present invention, includes fabricating the on-chip decoupling capacitor stack structure and electrically connecting the capacitor to provide efficient capacitive de-coupling. In order to facilitate the removal of photoresist by an oxygen plasma process prior to exposing copper conductors during the capacitor stack etch, an Al hardmask can be used to protect the capacitor formed with Ta2O5dielectric, or a W hardmask can be used to protect the capacitor formed with BST dielectric.

REFERENCES:
patent: 5005102 (1991-04-01), Larson
patent: 5972722 (1999-10-01), Visokay et al.
patent: 5976928 (1999-11-01), Kirlin et al.
patent: 6057571 (2000-05-01), Miller et al.
patent: 6090697 (2000-07-01), Xing et al.
patent: 6153460 (2000-11-01), Ohnishi et al.
patent: 6168991 (2001-01-01), Choi et al.
patent: 6211035 (2001-04-01), Moise et al.
patent: 6218238 (2001-04-01), Huang et al.
patent: 6259128 (2001-07-01), Adler et al.
patent: 6261917 (2001-07-01), Quek et al.
patent: 6281535 (2001-08-01), Ma et al.
patent: 6302765 (2001-10-01), Jacquinot et al.
patent: 6306732 (2001-10-01), Brown
patent: 6737728 (2004-05-01), Block et al.
P.C. Joshi et al. “Influence of Postdeposition Annealing on the Enhanced Structural and Electrical Properties of Amorphous and Crystalline Ta2O5 Thin Films for Dynamic Random Access Memory Applications”, Journal of Applied Physics, 1999 American Institute of Physics, vol. 86, No. 2, Jul. 1999, pp. 871-880.

Affiliated with

Also associated with

Rating

Method of forming on-chip decoupling capacitor by... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming on-chip decoupling capacitor by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming on-chip decoupling capacitor by... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3526211