Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Patent
1998-04-22
2000-08-29
Bowers, Charles
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
438981, 438776, 438770, 438786, H01L 21469
Patent
active
061108421
ABSTRACT:
A method for forming integrated circuits having multiple gate oxide thicknesses. A high density plasma is used for selective plasma nitridation to reduce the effective gate dielectric thickness in selected areas only. In one embodiment, a pattern (12) is formed over a substrate (10) and a high density plasma nitridation is used to form a thin nitride or oxynitride layer (18) on the surface of the substrate (10) . The pattern (12) is removed and oxidation takes place. The nitride (or oxynitride) layer (18) retards oxidation (20b), whereas, in the areas (20a) where the nitride (or oxynitride) layer (18) is not present, oxidation is not retarded. In another embodiment, a thermal oxide is grown. A pattern is then placed that exposes areas where a thinner effective gate oxide is desired. The high density plasma nitridation is performed converting a portion of the gate oxide to nitride or oxynitride. The effective thickness of the combined gate dielectric is reduced.
REFERENCES:
patent: 4764248 (1988-08-01), Bhattacherjee et al.
patent: 4980307 (1990-12-01), Ito et al.
patent: 5672521 (1997-09-01), Barsan et al.
patent: 5763922 (1998-06-01), Chau
patent: 5834351 (1998-11-01), Chang et al.
patent: 5937310 (1999-08-01), Gardner et al.
Wolf "silicon processing for the VLSI Era" vol. 1, pp. 308-310, 1989.
October 1997, American Vacuum Society National Symposium, San Jose, CA, "Modeling of Ultrathin Oxynitride Gate Dielectrics Formed by Remote Plasma Nitridation of Silicon Dioxide" pp. 1-12 (Dixit Kapila and Sunil Hattangady).
IEEE Electron Device Letters, vol. 16, No. 7, Jul. 1995, "Simultaneous Growth of Different Thickness Gate Oxides in Silicon CMOS Processing", pp. 301-302 (Brian Doyle, Member, IEEE, Hamid R. Soleimani and Ara Philipossian).
Hattangady Sunil V.
Okuno Yasutoshi
Bowers Charles
Brady III W. James
Garner Jacqueline J.
Nguyen Thanh
Telecky Jr. Frederick J.
LandOfFree
Method of forming multiple gate oxide thicknesses using high den does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming multiple gate oxide thicknesses using high den, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming multiple gate oxide thicknesses using high den will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1249619