Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-09-05
2006-09-05
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S149000, C438S151000, C438S157000
Reexamination Certificate
active
07101745
ABSTRACT:
A ladder-type gate structure for a silicon-on-insulator (SOI) four-terminal semiconductor device is disclosed. The structure includes a gate having a first and second portion, a body region, which is under the first portion of the gate, a body contact, which is adjacent to the second portion of the gate, and a plurality of body contacts connecting the body region to the body contact through a drain region. The gate structure provides an independently controlled body region and includes a substantially uniform voltage across the body region in the SOI semiconductor device.
REFERENCES:
patent: 5811855 (1998-09-01), Tyson et al.
patent: 5821575 (1998-10-01), Mistry et al.
Canale Anthony J.
Hoffman Warnick & D'Alessandro LLC
International Business Machines - Corporation
Trinh Michael
LandOfFree
Method of forming ladder-type gate structure for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming ladder-type gate structure for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming ladder-type gate structure for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3536379