Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-12-05
2006-12-05
Nhu, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S700000, C438S439000, C257SE21008, C257S552000, C257S559000
Reexamination Certificate
active
07144785
ABSTRACT:
A strained silicon semiconductor arrangement with a shallow trench isolation (STI) structure has a strained silicon (Si) layer formed on a silicon germanium (SiGe) layer. A trench extends through the Si layer into the SiGe layer, and sidewall spacers are employed that cover the entirety of the sidewalls within the trench in the SiGe layer. Following STI fill, polish and nitride stripping process steps, further processing can be performed without concern of the SiGe layer being exposed to a silicide formation process.
REFERENCES:
patent: 6853032 (2005-02-01), Ballantine et al.
patent: 6858532 (2005-02-01), Natzle et al.
patent: 6998684 (2006-02-01), Anderson et al.
patent: 2003/0049893 (2003-03-01), Currie et al.
patent: 2004/0164373 (2004-08-01), Koester et al.
patent: 2004/0180509 (2004-09-01), Wang et al.
patent: 2005/0101077 (2005-05-01), Lee et al.
patent: 2005/0277271 (2005-12-01), Beintner et al.
patent: 0 562 671 (1993-07-01), None
Bonser Douglas
Dakshina-Murthy Srikanteswara
Kelling Mark C.
Nomura Asuka
Advanced Micro Devices , Inc.
Nhu David
LandOfFree
Method of forming isolation trench with spacer formation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming isolation trench with spacer formation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming isolation trench with spacer formation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3716319