Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-04-12
2005-04-12
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
Reexamination Certificate
active
06878596
ABSTRACT:
The present invention relates to a method of forming a high voltage junction in a semiconductor device. The method includes forming a double diffused drain junction, and making amorphous the double diffused drain junction to a first depth by implanting an impurity having a high atomic weight than an impurity injected into the double diffused drain junction, implanting an impurity so that the concentration of the concentration of an impurity to a second depth lower than the first depth and then activating the impurities. Thus, the present invention can reduce the sheet resistance by prohibiting diffusion of an impurity, prohibit a channeling phenomenon by lowering the depth of the junction, and remove crystal defects by sufficiently activating an impurity and since a subsequent annealing process for activation can be performed at a high temperature, and thus improve reliability of a process and an electrical characteristic of the device.
REFERENCES:
patent: 4590665 (1986-05-01), Owens et al.
patent: 5395784 (1995-03-01), Lu et al.
patent: 5404040 (1995-04-01), Hshieh et al.
patent: 5565369 (1996-10-01), Ko
patent: 5899718 (1999-05-01), Chen et al.
patent: 5920774 (1999-07-01), Wu
patent: 6187619 (2001-02-01), Wu
patent: 6277695 (2001-08-01), Williams et al.
patent: 6319798 (2001-11-01), Yu
patent: 6548363 (2003-04-01), Wu et al.
patent: 20020125540 (2002-09-01), Shimotsusa et al.
Kwak Noh Yeal
Park Jeong Hwan
Fourson George
Hynix / Semiconductor Inc.
Kebede Brook
Mayer Brown Rowe & Maw LLP
LandOfFree
Method of forming high voltage junction in semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming high voltage junction in semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming high voltage junction in semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3440926