Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – On insulating substrate or layer
Reexamination Certificate
2000-08-31
2002-11-26
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
On insulating substrate or layer
C438S407000, C438S479000
Reexamination Certificate
active
06486043
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to a semiconductor device that includes both silicon-on-insulator (SOI) and non-SOI devices.
BACKGROUND OF THE INVENTION
Silicon-on-insulator (SOI) technology relates, for example, to high speed MOS and CMOS circuits or chips. According to SOI technology, a layer of insulative material (e.g., silicon oxide) is formed under a thin semiconductor layer (e.g., Si) to reduce the capacitive coupling between the semiconductor layer and the underlying substrate material. The insulator may be formed by implanting oxygen into the workpiece and annealing the workpiece.
In certain circumstances, it is desirable to provide both SOI and non-SOI devices on one chip. However, silicon-on-insulator structures and devices may not be compatible with non-silicon-on-insulator structures and devices. For example, SOI devices, while they may be optimal in some cases, are not readily implementable in trench DRAM technology.
In an SOI substrate, a buried layer of oxide is formed in a silicon substrate. Typically, another layer of substrate underlies the oxide portion. In a typical silicon substrate, the oxide layer may be represented by the formula SiO
x
. In this formula, x is a number from 1 to 3.
A patterned silicon-on-insulator structure may be formed by forming the buried layer of oxide in a certain region of the silicon substrate. During the patterned SOI formation, high doses of oxygen are implanted. These implants can cause undesirable defects and oxide precipitations in the non-SOI regions of the patterned SOI substrate (wafer).
When the layer of oxide is formed in the substrate to create a silicon-on-insulator region, there is typically a volume expansion when oxidizing the substrate to form the oxide layer. In one case, the volume expansion is about 2.1x. As a result of this volume expansion, large stresses may be built up in the substrate. Thus, trying to pattern the SiO
x
layer in the wafer may cause a high level of dislocation to be formed. The dislocation can result in non-manufacturable processes unless they can be filtered out.
SUMMARY OF THE INVENTION
The present invention provides a solution to the above-discussed problems, among others, by providing a method for fabricating both SOI and non-SOI devices on a single semiconductor substrate and a semiconductor device structure that includes both SOI and non-SOI devices on a single semiconductor substrate.
In accordance with these and other objects and advantages, the present invention provides a semiconductor device structure. The structure includes a substrate including at least one silicon-on-insulator (SOI) region and at least one non-silicon-on insulator region. The at least one silicon-on-insulator region and the least one non-silicon-on-insulator region are formed in a pattern in the substrate. A deep trench is arranged continuously in the substrate around sides of the at least one SO region, so as to separate the at least one SOI region from the at least one non-SOI region. The deep trench has a substantially constant depth dimension and a substantially constant width dimension.
The present invention also provides a method for forming a semiconductor device structure. The inventive method includes providing a substrate, forming a deep trench continuously in the substrate to separate a first region from a second region, and then forming a SOI region in the first region while maintaining a non-SOI region in the second region.
Because the deep trench is formed before an oxygen implant step used to help form the SOI region, oxygen from the first region (e.g., SIMOX region) cannot reach the second region (e.g., bulk region) during the step of forming the SOI region. More particularly, during the step of annealing the SIMOX-region, defect formed because of the buried oxide formation will be filtered out of (prevented from) the non-SOI region by the deep trench.
Still other objects and advantages of the present invention will become more readily apparent by those skilled in the art from the following detailed description, wherein it is shown and described only the preferred embodiments of the invention, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, without departing from the invention. Accordingly, the drawing figures and description are to be regarded as illustrative in nature and not as restrictive.
REFERENCES:
patent: 4763183 (1988-08-01), Ng et al.
patent: 4777147 (1988-10-01), Scott et al.
patent: 4929566 (1990-05-01), Beitman
patent: 4997786 (1991-03-01), Kubota et al.
patent: 5250836 (1993-10-01), Miura et al.
patent: 5258318 (1993-11-01), Buti et al.
patent: 5294823 (1994-03-01), Eklund et al.
patent: 5327006 (1994-07-01), Beasom
patent: 5480832 (1996-01-01), Miura et al.
patent: 5494846 (1996-02-01), Yamazaki
patent: 5592015 (1997-01-01), Iida et al.
patent: 5702988 (1997-12-01), Liang
patent: 5731619 (1998-03-01), Subbanna
patent: 5733813 (1998-03-01), Chen et al.
patent: 5891743 (1999-04-01), Lowell
patent: 5918136 (1999-06-01), Nakashima et al.
patent: 5955767 (1999-09-01), Liu et al.
patent: 5956597 (1999-09-01), Furukawa et al.
patent: 5982006 (1999-11-01), Joyner
patent: 6074929 (2000-06-01), Thomas
patent: 6090689 (2000-07-01), Sadana et al.
patent: 6232170 (2001-05-01), Hakey et al.
patent: 6255145 (2001-07-01), Ajmera et al.
patent: 358000185 (1983-01-01), None
patent: 61-21468 (1986-06-01), None
Hannon Robert
Ho Herbert L.
Iyer S. Sundar Kumar
Iyer Subramanian
Abate Joseph P.
Malsawma Lex H.
Smith Matthew
LandOfFree
Method of forming dislocation filter in merged SOI and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming dislocation filter in merged SOI and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming dislocation filter in merged SOI and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2971309