Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-08-17
2010-12-14
Le, Dung A. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S257000, C438S287000, C438S485000, C438S583000
Reexamination Certificate
active
07851307
ABSTRACT:
Methods and devices are disclosed, such as those involving forming a charge trap for, e.g., a memory device, which can include flash memory cells. A substrate is exposed to temporally-separated pulses of a titanium source material, a strontium source material, and an oxygen source material capable of forming an oxide with the titanium source material and the strontium source material to form the charge trapping layer on the substrate.
REFERENCES:
patent: 4262631 (1981-04-01), Kubacki
patent: 4277320 (1981-07-01), Beguwala et al.
patent: 4298629 (1981-11-01), Nozaki et al.
patent: 4363828 (1982-12-01), Brodsky et al.
patent: 4495218 (1985-01-01), Azuma et al.
patent: 4585671 (1986-04-01), Kitagawa et al.
patent: 4684542 (1987-08-01), Jasinski et al.
patent: 4715937 (1987-12-01), Moslehi et al.
patent: 4834020 (1989-05-01), Bartholomew
patent: 4851095 (1989-07-01), Scobey et al.
patent: 5112773 (1992-05-01), Tuttle
patent: 5227329 (1993-07-01), Kobayashi et al.
patent: 5389398 (1995-02-01), Suzuki et al.
patent: 5389570 (1995-02-01), Shiozawa
patent: 5418180 (1995-05-01), Brown
patent: 5453858 (1995-09-01), Yamazaki
patent: 5607724 (1997-03-01), Beinglass et al.
patent: 5612558 (1997-03-01), Harshfield
patent: 5614257 (1997-03-01), Beinglass et al.
patent: 5648293 (1997-07-01), Hayama et al.
patent: 5656531 (1997-08-01), Thakur et al.
patent: 5695819 (1997-12-01), Beinglass et al.
patent: 5698771 (1997-12-01), Shields et al.
patent: 5700520 (1997-12-01), Beinglass et al.
patent: 5714760 (1998-02-01), Asatourian
patent: 5714766 (1998-02-01), Chen et al.
patent: 5786027 (1998-07-01), Rolfson
patent: 5789030 (1998-08-01), Rolfson
patent: 5837580 (1998-11-01), Thakur et al.
patent: 5874129 (1999-02-01), Beinglass et al.
patent: 5876797 (1999-03-01), Beinglass et al.
patent: 5885869 (1999-03-01), Turner et al.
patent: 5907792 (1999-05-01), Droopad et al.
patent: 5916365 (1999-06-01), Sherman
patent: 6015590 (2000-01-01), Suntola et al.
patent: 6027705 (2000-02-01), Kitsuno et al.
patent: 6054350 (2000-04-01), Hsieh et al.
patent: 6083810 (2000-07-01), Obeng et al.
patent: 6087229 (2000-07-01), Aronowitz et al.
patent: 6136654 (2000-10-01), Kraft et al.
patent: 6153472 (2000-11-01), Ding et al.
patent: 6159828 (2000-12-01), Ping et al.
patent: 6165842 (2000-12-01), Shin et al.
patent: 6171662 (2001-01-01), Nakao
patent: 6197669 (2001-03-01), Twu et al.
patent: 6197694 (2001-03-01), Beinglass
patent: 6200893 (2001-03-01), Sneh
patent: 6228181 (2001-05-01), Yamamoto et al.
patent: 6252295 (2001-06-01), Cote et al.
patent: 6271054 (2001-08-01), Ballantine et al.
patent: 6326311 (2001-12-01), Ueda et al.
patent: 6391803 (2002-05-01), Kim et al.
patent: 6455892 (2002-09-01), Okuno et al.
patent: 6468924 (2002-10-01), Lee et al.
patent: 6501121 (2002-12-01), Yu et al.
patent: 6503846 (2003-01-01), Niimi et al.
patent: 6528530 (2003-03-01), Zeitlin et al.
patent: 6537910 (2003-03-01), Burke et al.
patent: 6576558 (2003-06-01), Lin et al.
patent: 6613695 (2003-09-01), Pomarede et al.
patent: 6638879 (2003-10-01), Hsich et al.
patent: 6649968 (2003-11-01), Wolstenholme
patent: 6667196 (2003-12-01), Yu et al.
patent: 6686243 (2004-02-01), Jang
patent: 6724038 (2004-04-01), Mikolajick
patent: 6831315 (2004-12-01), Raaijmakers et al.
patent: 7033126 (2006-04-01), Van Den Berg
patent: 7087950 (2006-08-01), Willer et al.
patent: 7092287 (2006-08-01), Beulens et al.
patent: 2002/0047151 (2002-04-01), Kim et al.
patent: 2002/0055217 (2002-05-01), Kanamori
patent: 2002/0073925 (2002-06-01), Noble et al.
patent: 2002/0098627 (2002-07-01), Pomarede et al.
patent: 2002/0168868 (2002-11-01), Todd
patent: 2002/0197831 (2002-12-01), Todd et al.
patent: 2003/0017671 (2003-01-01), Lee et al.
patent: 2003/0022528 (2003-01-01), Todd
patent: 2003/0059535 (2003-03-01), Luo et al.
patent: 2003/0082300 (2003-05-01), Todd et al.
patent: 2003/0113949 (2003-06-01), Valliath
patent: 2006/0043457 (2006-03-01), Baik
patent: 2007/0126054 (2007-06-01), Jung
patent: 2007/0210368 (2007-09-01), Cho et al.
patent: 2007/0267681 (2007-11-01), Joo et al.
patent: 2007/0267692 (2007-11-01), Joo et al.
patent: 2009/0057744 (2009-03-01), Weimer et al.
patent: 1 104 012 (2001-05-01), None
patent: 57-209810 (1982-12-01), None
patent: 59-078918 (1984-05-01), None
patent: 59-078919 (1984-05-01), None
patent: 60-043485 (1985-03-01), None
patent: 61-153277 (1986-07-01), None
patent: 62-076612 (1987-04-01), None
patent: 63-003414 (1988-01-01), None
patent: 63-003463 (1988-01-01), None
patent: 01-217956 (1989-08-01), None
patent: 01-268064 (1989-10-01), None
patent: 02-155225 (1990-06-01), None
patent: 03-091239 (1991-04-01), None
patent: 03-185817 (1991-08-01), None
patent: 03-187215 (1991-08-01), None
patent: 03-292741 (1991-12-01), None
patent: 04-323834 (1992-11-01), None
patent: 05-021378 (1993-01-01), None
patent: 05-062911 (1993-03-01), None
patent: 07-249618 (1995-09-01), None
patent: 08-242006 (1996-09-01), None
patent: 10-0729364 (2007-06-01), None
Baron et al., “Low pressure chemical vapor deposition growth of silicon quantum dots on insulator for nanoelectronics devices,”Applied Surface Science, 164:29-34 (2000).
Ikoma et al., Growth of Si/3C-SiC/Si(100) hetrostructures by pulsed supersonic free jets,Applied Physics Letters, vol. 75, No. 25, pp. 3977-3979, Dec. 1999.
Iyer, et al., “A process Method of Silicon Nitride Atomic Layer Cyclic Deposition,” Semicon Taiwan 2001, pp. 17-25.
Koga et al., “Silicon Single-Electron Memory & Logic Devices for Room Temperature Operation,”IEDM, 143-147 (2001).
Ohba et al., “Influence of Channel Depletion on the Carrier Charging Characteristics in Si Nanocrystal Floating Gate Memory,” Mar. 2000,Jpn J Appl PhysPart 1 (2000) vol. 39, No. 3A, pp. 989-993.
Ohba et al., “Non-Volatile Si Quantum Memory with Self-Aligned Doubly-Stacked Dots,” Dec. 2000,IEDM Technical Digest, pp. 313-316.
Tiwari et al., “Volatile and Non-Volatile Memories in Silicon with Nano-Crystal Storage,” Dec. 1995, International Electron Devices Meeting, pp. 521-524.
Wakai et al., “Ultra High Density HfO2Nanodots Memory for Scaling,”IEEE(2006).
Watanabe, An Advanced Technique for Fabricating Hemispherical-Grained (HSG) Silicon Storage Electrodes,Transactions on Electron Devices, vol. 42, No. 2, Feb. 1995.
Ramaswamy Nirmal
Sandhu Gurtej
Smythe John
Srinivasan Bhaskar
Knobbe Martens Olson & Bear LLP
Le Dung A.
Micro)n Technology, Inc.
LandOfFree
Method of forming complex oxide nanodots for a charge trap does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming complex oxide nanodots for a charge trap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming complex oxide nanodots for a charge trap will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4238468