Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-04-27
2001-08-14
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S306000, C438S291000
Reexamination Certificate
active
06274441
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a method of fabricating a metal oxide semiconductor field effect transistor (MOSFET) device for a dynamic random access memory (DRAM) cell, and more particularly, to a method for forming a P-type halo implant surrounding the N+ bitline diffusion region of such device.
Over the last several years, significant advances have occurred in increasing the circuit density in integrated circuit chip technology. The ability to provide significantly increased numbers of devices and circuits on an integrated circuit chip has, in turn, created an increased desire to incorporate or integrate additional system functions onto a single integrated circuit chip. In particular, an increasing need exists for joining both memory circuits and logic circuits together on the same integrated circuit chip.
As minimum feature size and cell architecture (i.e. number of squares) are scaled down, robust design points for DRAM cells utilizing planar MOSFETs and deep storage capacitors are increasingly difficult to achieve. Scalability of the planar MOSFET in this environment is severely limited by reliability imposed constraints on minimum gate insulator thickness and poor scalability of physical attributes such as buried strap outdiffusion, active area (AA) and gate conductor (GC) critical dimension, GC-deep trench (DT) overlay tolerance, and shallow trench isolation (STI) recess control. One manifestation of the scalability difficulties of planar DRAM MOSFETs is degradation of the retention time tail, due to increased junction leakage resulting from the very high channel doping concentrations, which are required to suppress short-channel effects.
Another problem associated with scaling the design channel length of the array MOSFET is large threshold voltage (V
t
) variation due to operation on the steep portion of the V
t
rolloff curve. Due to variations in GC critical dimension (CD) and GC-DT overlay, the drain induced barrier effect (DIBL) from the proximity of the bitline diffusion to buried strap diffusion result in a variation of threshold voltage. With aggressively scaled channel lengths, operation on the steep portion of the rolloff curve occurs since the gate oxide thickness and the strap junction depth of the array MOSFET are very difficult to scale. As a result of amplified variation in threshold voltage the amount of charge that can be written to the storage capacitor is reduced. This reduction in stored charge results in decreased product yield.
To meet the performance objectives in contemporary DRAMs it is necessary to provide support MOSFETs having source-drain diffusions, which are contacted with low-resistance (tungsten) studs. Because of the relatively low doping concentration required for the storage node diffusion in the array (to contain junction leakage) and a process which simultaneously forms the bitline diffusion and node diffusion, metal studs cannot be used for the array MOSFET; doped polysilicon studs are customarily used. If tungsten studs were also used for contacting the array MOSFETs, very high junction leakage would result because of tungsten penetration into the junction.
Thus, there is no current effective, economically attractive process for providing a MOSFET with improved threshold voltage (V
t
) control without increased node diffusion leakage.
SUMMARY OF THE INVENTION
Now, according to the present invention, a novel method is provided for forming a P-type halo implant surrounding the N+ bitline diffusion region of a MOSFET device. Since the threshold voltage and short-channel effects of the array MOSFET are dominated by this halo, the normally implanted channel doping concentration may be greatly reduced. Thus, improved array V
t
control can be achieved without increased node diffusion leakage.
The non-uniform channel doping concentration in the lateral direction between bitline and node diffusion, resulting from the presence of the halo, produces a significant flattening of the V
t
rolloff as the channel length is reduced. Thus, stored charge and product yield are increased.
The present method comprises providing a semiconductor substrate, a gate insulator layer over said semiconductor substrate, a conductor layer comprising polysilicon, an overlying silicide layer over said conductor layer, and an insulating cap over said silicide layer; providing insulating spacers comprising spacer material along sides of said silicide layer and insulating cap; implanting node and bitline N+ diffusion regions; patterning a photoresist layer to protect the node diffusion region and PFET source and drain regions and expose the bitline diffusion region and NFET source and drain regions; etching exposed spacer material from the side of said silicide layer and insulating cap; implanting a P-type dopant halo implant into the exposed bitline diffusion region and NFET source and drain regions; and stripping the photoresist layer and providing an insulating spacer comprising spacer material along the exposed side of said silicide layer and insulating cap.
Accordingly, the present invention allows the P-well doping concentration in the vicinity of the node diffusion to be safely reduced, thereby improving the retention time yield. The invention also reduces the steepness of the V
t
rolloff curve, thereby improving V
t
tolerance.
Still another problem solved by the present invention is the high process complexity required to form diffusions in the array, which are contacted by polysilicon studs, and in the same process form support MOSFET diffusions contacted by tungsten studs.
The present process allows a relatively high doping concentration for the bitline diffusion while maintaining a much lower concentration for the node diffusion, thus allowing tungsten studs in the array. As a result of the reduced process complexity, manufacturing costs can be reduced.
REFERENCES:
patent: 5395773 (1995-03-01), Ravindhran et al.
patent: 5439835 (1995-08-01), Gonzalez
patent: 5492847 (1996-02-01), Kao et al.
patent: 5683927 (1997-11-01), Dennison et al.
patent: 5753958 (1998-05-01), Bur et al.
patent: 5759901 (1998-06-01), Loh et al.
patent: 5834355 (1998-11-01), Doyle
patent: 5843815 (1998-12-01), Liaw
patent: 5891782 (1999-04-01), Hsu et al.
patent: 5899732 (1999-05-01), Gardner et al.
patent: 5930615 (1999-07-01), Manning
patent: 6008080 (1999-12-01), Chuang et al.
patent: 6046472 (2000-04-01), Ahmad et al.
Divakaruni Ramachandra
Mandelman Jack A.
Tonti William R.
Cantor & Colburn LLP
Capella Steven
Fourson George
International Business Machines - Corporation
Pham Thanh V
LandOfFree
Method of forming bitline diffusion halo under gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming bitline diffusion halo under gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming bitline diffusion halo under gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2485668