Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-11-13
1997-12-23
Nguyen, Tuan H.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438225, 438525, H01L 218238
Patent
active
057007284
ABSTRACT:
A new method of forming an integrated circuit MNOS/MONOS device with suppressed off-cell leakage current is described. A silicon oxide layer is formed on the surface of a semiconductor substrate. A layer of silicon nitride is deposited over the silicon oxide layer and patterned. A first ion implantation is performed at a tilt angle to form channel stop regions in the semiconductor substrate not covered by the patterned silicon nitride layer wherein the channel stop regions partially extend underneath the patterned silicon nitride layer. The silicon substrate not covered by the patterned silicon nitride layer is oxidized to form field oxide regions within the silicon substrate wherein the channel stop regions extend under the full length of the field oxide regions. The patterned silicon nitride layer is removed. An insulating layer of silicon nitride/silicon oxide (NO) or silicon oxide/silicon nitride/silicon oxide (ONO) is deposited over the surface of the semiconductor substrate. A layer of polysilicon is deposited overlying the insulating layer and patterned. Source and drain regions are formed within the semiconductor substrate to complete the MNOS/MONOS device with constant threshold voltage in the fabrication of an integrated circuit.
REFERENCES:
patent: 5073514 (1991-12-01), Ito et al.
patent: 5147811 (1992-09-01), Sakagami
patent: 5177030 (1993-01-01), Lee et al.
patent: 5196367 (1993-03-01), Lu et al.
patent: 5212542 (1993-05-01), Okumura
patent: 5217910 (1993-06-01), Shimizu et al.
patent: 5221630 (1993-06-01), Royama et al.
patent: 5240874 (1993-08-01), Roberts
patent: 5344783 (1994-09-01), Nagalingam et al.
patent: 5360749 (1994-11-01), Anjum et al.
patent: 5422301 (1995-06-01), Otsuki
patent: 5432107 (1995-07-01), Uno et al.
Kuo Ta-Chi
Lin Jyh-Kuang
Nguyen Tuan H.
United Microelectronics Corporation
Wright William H.
LandOfFree
Method of forming an MNOS/MONOS by employing large tilt angle io does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an MNOS/MONOS by employing large tilt angle io, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an MNOS/MONOS by employing large tilt angle io will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1802432