Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-06-09
2008-10-28
Nguyen, Thanh (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S197000, C438S587000, C438S757000, C438S791000
Reexamination Certificate
active
07442598
ABSTRACT:
A method for forming a semiconductor device comprises providing a semiconductor substrate; forming a first stressor layer over a surface of the semiconductor substrate; selectively removing portions of the first stressor layer; forming a second stressor layer over the surface of the semiconductor substrate and the first stressor layer; and selectively removing portions of the second stressor layer using an isotropic etch. In one embodiment, the isotropic etch is a wet etch that selectively removes the second stressor layer without removing a significant amount of the first stressor layer and also planarizing a boundary between the first stressor layer and the second stressor layer.
REFERENCES:
patent: 6933565 (2005-08-01), Matsumoto et al.
patent: 2003/0181005 (2003-09-01), Hachimine et al.
patent: 2004/0075148 (2004-04-01), Kumagai et al
patent: 2005/0040460 (2005-02-01), Chidambarrao et al.
patent: 2005/0040461 (2005-02-01), Ono et al.
patent: 2006/0249794 (2006-11-01), Teh et al.
patent: WO 2004/049406 (2004-06-01), None
Pidin et al, “A Novel Strain Enhanced CMOS Architecture Using Selectively Deposited High Tensile and High Compressive Silicon Nitride Films”, IEDM 2004.
Yang et al, “Dual Stress Liner for High Performance sub-45nm Gate Length SOI CMOS Manufacturing”, IEDM 2004.
Filipiak Stanley M.
Grudowski Paul A.
Jeon Yongloo
Weintraub Chad E.
Clingan, Jr. James L.
Freescale Semiconductor Inc.
Hill Daniel D.
Nguyen Thanh
LandOfFree
Method of forming an interlayer dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an interlayer dielectric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an interlayer dielectric will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4004948