Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-07-16
2003-07-08
Thompson, Craig (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
Reexamination Certificate
active
06589845
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates, in general, to electronics, and more particularly, to methods of forming semiconductor devices and structures.
In the past, the semiconductor industry utilized various techniques to produce transistors that have a low on-resistance and a high breakdown voltage. One particular technique utilized a plurality of P and N type strips arranged on a P-type semiconductor substrate. One example of such a structure is disclosed in U.S. Pat. No. 6,097,063 entitled “Semiconductor Device Having A Plurality of Parallel Drift Regions” issued to Tatsuhiko Fujihira on Aug. 1, 2000. When such a device was connected as a high side driver, latch-up often occurred and the transistor was damaged or destroyed. Another problem was that the on-resistance often changed after the device was manufactured. Further, to obtain a usable on-resistance, the stripes had to be deep and narrow resulting in increased manufacturing costs. Typically, the depth was greater than two microns while the width was greater than one-half micron. Such an aspect ratio made the device difficult to manufacture.
Accordingly, it is desirable to have a transistor with a low on-resistance, that can also be connected as a high side driver and that does not latch-up or damage the transistor, that has reduced manufacturing costs, and that has an on-resistance that does not drift after manufacturing.
REFERENCES:
patent: 6097063 (2000-08-01), Fujihira
patent: 2002/0027237 (2002-03-01), Onishi et al.
patent: 2002/0088990 (2002-07-01), Iwamoto et al.
“Simulated Superior Performances of Semiconductor Superjunction Devices”, Tatsuhiko Fujihira et al,Proceedings of 1998 International Symposium on Power Semiconductor Devices&Ics, Kyoto, pp. 423-426.
Hossain Zia
Imam Mohamed
Ishiguro Takeshi
Nair Rajesh S.
Semiconductor Components Industries LLC
Thompson Craig
LandOfFree
Method of forming a semiconductor device and structure therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a semiconductor device and structure therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a semiconductor device and structure therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3024565