Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-08-29
2006-08-29
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S153000
Reexamination Certificate
active
07098090
ABSTRACT:
A method for integrating first and second type devices on a semiconductor substrate includes forming openings within an active semiconductor layer of a dual semiconductor-on-insulator in first and second regions of the semiconductor substrate. First and second non-MOS transistor device implant regions are formed within portions of an intermediate semiconductor layer underlying first and second openings, respectively, in a first device portion, filled with a fill material and planarized. A top surface portion of the active semiconductor layer disposed in-between the first and second openings is exposed, first and second low dose non-MOS transistor device well regions are formed in respective first and second portions of the intermediate semiconductor layer underlying a region in-between the first and second openings. The method further includes forming a salicide blocking layer, forming first and second contact vias within the fill material of the first and second openings, respectively, exposing a portion of the underlying intermediate semiconductor layer, forming first and second non-MOS transistor device contact regions in exposed portions of the intermediate semiconductor layer, and saliciding the semiconductor substrate, the salicide blocking layer preventing salicidation of the first and second low dose non-MOS transistor device well regions.
REFERENCES:
patent: 5164326 (1992-11-01), Foerstner et al.
patent: 5273915 (1993-12-01), Hwang et al.
patent: 5773326 (1998-06-01), Gilbert et al.
patent: 6608945 (2003-08-01), Deliwala
patent: 6654511 (2003-11-01), Deliwala
patent: 6687446 (2004-02-01), Arakawa
patent: 2002/0164122 (2002-11-01), Taylor, Jr.
patent: 2003/0063885 (2003-04-01), Gunn, III
patent: 2003/0235370 (2003-12-01), Taillaert
patent: 2005/0104127 (2005-05-01), Kang et al.
patent: 2005/0214989 (2005-09-01), Keyser
patent: WO02/14915 (2002-02-01), None
patent: WO03/023469 (2003-03-01), None
patent: WO03/023476 (2003-03-01), None
Fischer et al., “0.1 dB/cm Waveguide Losses in Single-Mode SOI Rib Waveguides,” IEEE Photonics Technology Letters, vol. 8, No. 5, May 1996, pp. 647-648.
Gunn, III Lawrence Cary
Zia Omar
Au Bac H.
Balconi-Lamica Michael J.
Freescale Semiconductor Inc.
Trinh Michael
LandOfFree
Method of forming a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3701884