Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-10-15
2004-06-22
Fabomy, Wael (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S272000
Reexamination Certificate
active
06753228
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates, in general, to electronics, and more particularly, to methods of forming semiconductor devices and structure.
In the past, the semiconductor industry utilized various methods to form the gate of MOS transistors. One particular technique formed a trench within a semiconductor substrate and formed the gate material within the trench. The gate material was recessed below the surface of the semiconductor substrate in order to provide a planar surface for building other portions of the transistor. Such a method is disclosed in U.S. Pat. No. 5,034,785 issued to Richard Blanchard on Jul. 23, 1991. One problem with such techniques was the resistance of the gate. The resistance of the gate of such transistors was sufficiently high to limit the switching speed of the transistor thereby limiting the applications in which the transistors were used. Another limitation was the gate-to-source capacitance. The source typically extended to a large depth into the substrate thereby forming a large surface area along the gate oxide. This large surface area resulted in a large gate-to-source capacitance that further limited the switching speed.
Accordingly, it is desirable to have a method of forming a semiconductor device that results in a low gate resistance and a low gate-to-source capacitance.
REFERENCES:
patent: 4145703 (1979-03-01), Blanchard et al.
patent: 4767722 (1988-08-01), Blanchard et al.
patent: 5034785 (1991-07-01), Blanchard et al.
patent: 6251730 (2001-06-01), Luo
patent: 2002/0137291 (2002-09-01), Zandt In't et al.
patent: WO0003427 (2000-01-01), None
Azam Misbahul
Hannoun Daniel G.
Pearse Jeffrey
Fabomy Wael
Hightower Robert F.
Peralta Ginette
Semiconductor Components Industries L.L.C.
LandOfFree
Method of forming a low resistance semiconductor device and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a low resistance semiconductor device and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a low resistance semiconductor device and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3337101