Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-11-25
1998-08-11
Chang, Joni
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438239, 438255, H01L 218238, H01L 218242
Patent
active
057926808
ABSTRACT:
The invention is a method of forming a reduced cost DRAM. The process has two embodiments for forming twin wells and two embodiments for forming pillar shaped capacitor electrodes. The twin well embodiments are simple low cost processes. The embodiments for forming the electrode pillars begin by forming a tungsten silicide conductive layer on a first planarization layer. For the first embodiment, the pillars are formed using a photolithography mask with a pattern of spaced transparent areas. The dimensions of the spaced transparent areas and distances between the spaced transparent areas are smaller that the resolution of the lithographic tool. Spaced oxide islands are formed with the mask and are used as an etch mask to form spaced pillars from the conductive layer. This first embodiment for fabricating the multiple pillar capacitor forms pillars of a smaller dimension than the resolution of the photolithography tool. The second embodiment for forming the pillars involves using small titanium silicide islands as an etch mask to define the pillars.
REFERENCES:
patent: 4435895 (1984-03-01), Parrillo et al.
patent: 4525920 (1985-07-01), Jacobs et al.
patent: 4707455 (1987-11-01), Tsang et al.
patent: 4806501 (1989-02-01), Baldi et al.
patent: 5286991 (1994-02-01), Hui et al.
patent: 5302540 (1994-04-01), Ko et al.
patent: 5336630 (1994-08-01), Yun et al.
patent: 5427974 (1995-06-01), Lur et al.
patent: 5459095 (1995-10-01), Huang et al.
patent: 5547893 (1996-08-01), Sung
patent: 5633181 (1997-05-01), Hayashi
Kirsch Howard Clayton
Lu Chih-Yuan
Sung Janmye
Ackerman Stephen B.
Chang Joni
Saile George O.
Stoffel William J.
Vanguard International Semiconductor Corporation
LandOfFree
Method of forming a low cost DRAM cell with self aligned twin tu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a low cost DRAM cell with self aligned twin tu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a low cost DRAM cell with self aligned twin tu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-388482